

 **JMicron Technology Corp.****Datasheet****JMS578****SuperSpeed USB 3.0 to SATA 6.0Gb/s Bridge Controller**

Document No.: PSD-16002 / Revision no.: 1.01 / Date: 9/2/2016

JMicron Technology Corporation

1F, No. 13, Innovation Road 1, Science-Based Industrial Park,

Hsinchu, Taiwan 300, R.O.C.

Tel: 886-3-5797389

Fax: 886-3-5799566

Website: <http://www.jmicron.com>

Revision History

Version	Date	Revision Description
1.00	1/13/2015	Formal release
1.01	9/2/2016	Removed SPI list and performance benchmark chapter

© Copyright JMicron Technology 2016.

All Rights Reserved.

Printed in Taiwan 2016

JMicron and the JMicron Logo are trademarks of JMicron Technology Corporation in Taiwan and/or other countries. Other company, product and service names may be trademarks or service marks of others.

All information contained in this document is subject to change without notice. The products described in this document are NOT intended for use implantation or other life supports application where malfunction may result in injury or death to persons. The information contained in this document does not affect or change JMicron's product specification or warranties. Nothing in this document shall operate as an express or implied license or environments, and is presented as an illustration. The results obtained in other operating environments may vary.

THE INFORMATION CONTAINED IN THIS DOCUMENT IS PROVIDED ON AN "AS IS" BASIS. In no event will JMicron be liable for damages arising directly or indirectly from any use of the information contained in this document.

JMicron Technology Corporation

1F, No.13, Innovation Road 1,

Hsinchu Science Park,

Hsinchu, Taiwan, R.O.C

For more information on JMicron products, please visit the JMicron web site at

<http://www.JMicron.com> or send email to sales@jmicron.com

Table of Contents

1. Overviews.....	6
1.1 FUNCTION OVERVIEW.....	6
1.1.1 FEATURES	6
1.1.2 BLOCK DIAGRAM	7
1.2 PACKAGE DIMENSION	8
1.2.1 QFN48 6x6mm ² (JMS578-QGBA0A).....	8
1.3 SUPPORT DEVICES.....	9
1.4 APPLICATION EXAMPLES.....	9
1.4.1 USB2.0, USB3.0 to SATA Bridge.....	9
2. Package Pin-Out	10
2.1 QFN48.....	10
2.2 PIN TYPE DEFINITION	11
2.3 SERIAL ATA INTERFACE	11
2.4 USB3.0 INTERFACE	11
2.5 USB2.0 INTERFACE	12
2.6 CRYSTAL INTERFACE	12
2.7 VOLTAGE REGULATOR	12
2.8 DIGITAL POWER AND SYSTEM CONTROL INTERFACE	13
3. Clock & Reset.....	15
3.1 Crystal input.....	15
3.2 Reset input	15
4. Electrical Characteristics	16
4.1 Absolute Maximum Rating.....	16
4.2 Recommended Power Supply Operation Conditions	16
4.3 Recommended External Clock Source Conditions	16
4.4 Power Supply DC Characteristics	17
4.4.1 Power On (No USB Connected).....	17
4.4.2 USB2.0 to SATA mode	17
4.4.3 USB3.0 to SATA mode	17
4.5 I/O DC Characteristics	18
4.6 VBus Detector.....	18
4.7 Switching Power efficiency (VREG_IN).....	19
4.8 Internal Linear Regulator.....	20
4.9 Power Ripple.....	20
4.10 Power-On Sequence.....	20

5. Internal Switch Regulator	22
5.1 PCB layout guidelines :.....	22
6. Product Naming.....	23
QFN48 6X6 mm ²	23

1. Overviews


JMS578 is a USB3.0 to SATA III 6Gps bridge controller with high performance and low power consumption. It can support external SPI NVRAM for Vendor VID/PID of USB2.0/USB3.0 device controller. It has 10 GPIOs to do customization for various applications. It supports software utilities for downloading the upgraded firmware code under USB2.0/USB3.0. It complies with both the USB Mass Storage Class Bulk-Only Transport (BOT) Specification and USB Attached SCSI Protocol (UASP) Specification.

1.1 FUNCTION OVERVIEW

1.1.1 FEATURES


- Complies with Gen2i/Gen2m of Serial ATA II Electrical Specification 2.6
- Complies with Gen3 of Serial ATA III Electrical Specification 3.2
- Complies with USB 3.0 Specification, USB Mass Storage Class, Bulk-Only Transport Specification
- Complies with USB Attached SCSI Protocol (UASP) Specification
- Supports USB Super-Speed/High-Speed/Full-Speed Operation
- Supports USB2.0/USB3.0 power saving mode
- Supports SHA-1/SHA-256 for IEEE-1667 digest calculation
- Supports external SPI NVRAM for Vendor VID/PID of USB2.0/USB3.0 device controller
- Supports ATA/ATAPI PACKET command set
- 10 GPIOs for customization
- Provides hardware control PWM
- Provides software utilities for downloading the upgraded firmware code under USB2.0/USB3.0
- Design for Windows 7, Windows 10 and MAC 10.9.5 or later version.
- Supports 30MHz external crystal
- Embedded 5V to 1.2V voltage regulator
- Embedded 5V to 3.3V linear voltage regulator (LDO)
- QFN48 package (6x6)

1.1.2 BLOCK DIAGRAM



1.2 PACKAGE DIMENSION

1.2.1 QFN48 6x6mm² (JMS578-QGBA0A)



Unit: mm

	SYMBOL	MIN	NOM	MAX	
TOTAL THICKNESS	A	0.8	0.85	0.9	
STAND OFF	A1	0	0.035	0.05	
MOLD THICKNESS	A2	---	0.65	0.67	
L/F THICKNESS	A3		0.203 REF		
LEAD WIDTH	b	0.15	0.2	0.25	
BODY SIZE	X	D	6 BSC		
	Y	E	6 BSC		
LEAD PITCH	e	0.4 BSC			
EP SIZE	X	J	4.1	4.2	4.3
	Y	K	4.1	4.2	4.3
LEAD LENGTH	L	0.35	0.4	0.45	
PACKAGE EDGE TOLERANCE	aaa	0.1			
MOLD FLATNESS	bbb	0.1			
COPLANARITY	ccc	0.08			
LEAD OFFSET	ddd	0.1			
EXPOSED PAD OFFSET	eee	0.1			


Note: The ground pad size is (J * K)

1.3 SUPPORT DEVICES

- Hard disk drivers
- Removable media devices

1.4 APPLICATION EXAMPLES


1.4.1 USB2.0, USB3.0 to SATA Bridge



An example of one SATA application is illustrated.

2. Package Pin-Out

2.1 QFN48



2.2 PIN TYPE DEFINITION

Pin Type	Definition
A	Analog
D	Digital
I	Input
O	Output
IO	Bi-directional
L	Internal weak pull-low (Max. 164K Ω , Typical 96 K Ω , Min. 61K Ω)
H	Internal weak pull-high (Max. 141K Ω , Typical 93 K Ω , Min. 66K Ω)

2.3 SERIAL ATA INTERFACE

Signal Name	Pin No.	Type	Description
RXP	30	AI	Serial ATA Port RX+ signal. A 10nF CAP should be connected between this pin and SATA connector.
RXN	31	AI	Serial ATA Port RX- signal. A 10nF CAP should be connected between this pin and SATA connector.
TXP	34	AO	Serial ATA Port TX+ signal. A 10nF CAP should be connected between this pin and SATA connector.
TXN	33	AO	Serial ATA Port TX- signal. A 10nF CAP should be connected between this pin and SATA connector.
NC	35	AI	Non Connect Don't Care on the connectivity
AVDDL	32	AI	SATA Analog 1.2V Power Supply.
REXT	36	AI	External Reference Resistance. A 12K Ω \pm 1% external resistor should be connected to this pin.

2.4 USB3.0 INTERFACE

Signal Name	Pin No.	Type	Description
SSRXP	23	AI	Super Speed RX+ signal.
SSRXN	22	AI	Super Speed RX- signal.
SSTXP	20	AO	Super Speed TX+ signal. A 100nF CAP should be connected between this pin and USB connector.
SSTXN	19	AO	Super Speed TX- signal. A 100nF CAP should be connected between this pin and USB connector.
NC	16	N/A	Non Connect Don't Care on the connectivity

Signal Name	Pin No.	Type	Description
NC	17	N/A	Non Connect Don't Care on the connectivity
AVDDL	18,21,24	AI	USB3.0 Analog 1.2V Power Supply.

2.5 USB2.0 INTERFACE

Signal Name	Pin No.	Type	Description
DM	13	AIO	USB2.0 Bus D- Signal.
DP	15	AIO	USB2.0 Bus D+ Signal.
VBUS	12	AI	USB2.0/3.0 Cable Power Input.
AV330	14	AO	USB2.0 Analog 3.3V Output. A capacitance to ground is recommended on this pin. The value should be 1uF. The output voltage range is 3.3V±10%. Note: 1. This PIN provides power less than 100mA @ 3.3V. 2. This pin can afford chip internal power usage only.

2.6 CRYSTAL INTERFACE

Signal Name	Pin No.	Type	Description
XIN	27	AI	Crystal Input/Oscillator Input. It is connected to a 30MHz crystal or crystal oscillator. The variation range should be ±30ppm. And the input voltage should range in 1.2V±5%.
XOUT	28	AO	Crystal Output. It is connected to a crystal. While crystal oscillator is applied, this pin should be reserved as No Connection (NC). The output variation range is around ±30ppm (input dependent). And the output voltage range is 1.2V±5% (input dependent).
NC	25	N/A	Non Connect Don't Care on the connectivity
AVDDL	29	AI	1.2V Analog Power Supply

2.7 VOLTAGE REGULATOR

Signal Name	Pin No.	Type	Description
VREG_IN	45	AI	Voltage Regulator Power Supply
GND	43	AI	Voltage Regulator Ground
LXO	44	AO	Voltage Regulator Output Switch node. Connect with external power inductor with a value of 4.7uH.

2.8 DIGITAL POWER AND SYSTEM CONTROL INTERFACE

Signal Name	Pin No.	Type	Description
VCCO	7, 39	P	3.3V I/O Power Supply.
VCKK	4, 10, 40	P	1.2V Core Power Supply.
GND	E-PAD	P	Ground.
RST#	38	DI	System Global Reset Input. Schmitt trigger input pin. Active-low to reset the entire chip. An external RC should be connected to this pin.
TME	1	DI	MP Test Mode Enable. Schmitt trigger input pin. This pin is reserved for IC mass production testing. Keep this pin to logic "0" in normal operation.
MODE[1:0]	42, 46	DIL	Chip Operation Mode Selection. Value MODE[1:0] = 2'b01 is recommended in normal operation. For the others, they are using in IC mass production testing.
GPIO[0]	2	DIOH	Serial Flash (SO) After power on status detecting, this pin becomes Data Output of serial flash. This pin is by default set to input.
GPIO[1]	3	DIOH	Serial Flash (SCK) This pin is Serial Flash Data Clock (SCK) of serial flash. This pin is by default set to output.
GPIO[2]	5	DIOH	Serial Flash(SI) Serial Flash Data Input (SI) of serial flash. This pin is by default set to output.
GPIO[3]	6	DIOH	Serial Flash(CE0#) This pin functions as Chip Enable (CE0#) of Serial Flash
GPIO[4]	8	DIOH	GPIO[4] Can be configured by customer firmware.
GPIO[5]	9	DIOH	GPIO[5] Can be configured by customer firmware.
GPIO[6]	11	DIOH	GPIO[6] Can be configured by customer firmware.
GPIO[7]	41	DIOH	GPIO[7] Can be configured by customer firmware.
UAO/GPIO[8]	37	DIOH	8051 UART interface/GPIO[8] Can be configured by customer firmware.
UAI/GPIO[9]	48	DIOH	8051 UART interface/GPIO[9] Can be configured by customer firmware.
NC	26, 47	N/A	Non Connect Don't Care on the connectivity

LED Indicator

By default, GPIO[4] is used as HDD access indicator. If user has different application for LED function, please contact JMicron's AE before PCB layout.

GPIO initial value

All GPIOs are set as input mode and their internal pull-up function is enabled during reset. After reset, the firmware code programs all of GPIOs as input mode, and then the initial values of GPIOs are read and stored in the system RAM for future usage.

3. Clock & Reset

3.1 Crystal input

Parameter	Symbol	Min	Typical	Max	Unit
Crystal start up time v.s AVDDL	$T_{Crystal}$			150	mS
Crystal Frequency	f_{clk}		30		MHz
Long term stability (Crystal Only)	$\Delta f_{MAX_Crystal}$	-30		30	ppm
Long term stability (On Board)	$\Delta f_{MAX_OnBoard}$	-150		150	ppm
Equivalent Series Resistance	ESR			55	OHM
Drive Level	DL		50		uW

3.2 Reset input

All functions will be initialized by reset except the Analog Power-On Reset Circuit depending on the Power on-off.

The reset input pin is the Schmitt trigger input pin. VT+ Schmitt Trigger Low to High Threshold Point is 1.31V and VT- Schmitt Trigger High to Low Threshold Point is 0.96V.

4. Electrical Characteristics

4.1 Absolute Maximum Rating

Parameter	Symbol	Min	Max	Unit
Digital 3.3V power supply	VCCO _(ABS)	-0.3	3.6	V
Digital 1.2V power supply	VCKK _(ABS)	-0.3	1.32	V
Analog 1.2V power supply	AVDDL _(ABS)	-0.3	1.32	V
Digital I/O input voltage	V _{I(D)}	-0.3	3.6	V
USB VBUS power supply	VBUS	4.0	5.5	V
Storage Temperature	T _{STORAGE}	-40	150	°C

4.2 Recommended Power Supply Operation Conditions

Parameter	Symbol	Min	Typical	Max	Unit
Digital 3.3V power supply	VCCO	3.0	3.3	3.6	V
Digital 1.2V power supply	VCKK	1.08	1.2	1.32	V
Analog 1.2V power supply	AVDDL	1.08	1.2	1.32	V
Digital I/O input voltage	V _{I(D)}	0	3.3	3.6	V
Ambient operation temperature	T _A	0		70	°C
Case operation temperature	T _C	0		90	°C
Junction Temperature	T _J			125	°C

4.3 Recommended External Clock Source Conditions

Parameter	Symbol	Min	Typical	Max	Unit
External reference clock			30		MHz
Clock Duty Cycle		45	50	55	%

4.4 Power Supply DC Characteristics

4.4.1 Power On (No USB Connected)

USB2.0 PHY, USB3.0 PHY, SATA PHY will be OFF

Parameter	Symbol	Condition	Min	Typical	Max	Unit
Digital 3.3V power supply	VCCO	Operate @3.3V	0.01	0.1	0.3	mA
Digital 1.2V power supply	VCKK	Operate @1.2V	22	26.5	35	mA
Analog 1.2V power supply	AVDDL	Operate @1.2V	20	22	30	mA

4.4.2 USB2.0 to SATA mode

Parameter	Symbol	Condition	Min	Typical	Max	Unit
Digital 3.3V power supply	VCCO	Operate @3.3V	0.1	0.2	0.5	mA
Digital 1.2V power supply	VCKK	Operate @1.2V	50	55	65	mA
Analog 1.2V power supply	AVDDL	Operate @1.2V	110	117	130	mA

4.4.3 USB3.0 to SATA mode

@U0 state

Parameter	Symbol	Condition	Min	Typical	Max	Unit
Digital 3.3V power supply	VCCO	Operate @3.3V	0.1	0.2	0.5	mA
Digital 1.2V power supply	VCKK	Operate @1.2V	75	82	90	mA
Analog 1.2V power supply	AVDDL	Operate @1.2V	160	175	185	mA

@U3 state (suspend @S4)

Parameter	Symbol	Condition	Min	Typical	Max	Unit
Digital 3.3V power supply	VCCO	Operate @3.3V	0.1	0.2	0.5	mA
Digital 1.2V power supply	VCKK	Operate @1.2V	1	2	4	mA
Analog 1.2V power supply	AVDDL	Operate @1.2V	2	3	6	mA

@U1/U2 state (No pending commands, SATA OFF, USB2 OFF)

Parameter	Symbol	Condition	Min	Typical	Max	Unit
Digital 3.3V power supply	VCCO	Operate @3.3V	0.1	0.2	0.3	mA
Digital 1.2V power supply	VCKK	Operate @1.2V	19	24	29	mA
Analog 1.2V power supply	AVDDL	Operate @1.2V	15	20	25	mA

4.5 I/O DC Characteristics


Parameter	Symbol	Min	Typical	Max	Unit
Input low voltage	V_{IL}			0.7	V
Input high voltage	V_{IH}	1.5			V
Output low voltage	V_{OL}			0.3	V
Output high voltage	V_{OH}	1.9			V
Output Current	I_O		10	12	mA

4.6 VBus Detector

There are two parts for VBUS de-bounce by VBUS (Pin 12). One is hysteresis and the other one is logic glitch filter.


Hysteresis: switching threshold is 2.45V for high to low
switching threshold is 3.08V for low to high

And a 41us logical glitch filter is also implemented for VBUS de-bounce. If the logic high level is maintained for more than 41 us, the period will be treated as a HIGH period. Otherwise, the period will be LOW. The sample rate of VBUS is 100MH and checked status per 12 ms.



4.7 Switching Power efficiency (VREG_IN)

$$\text{Efficiency} = \frac{V_{out} \times I_{out}}{V_{in} \times I_{in}}, \quad V_{in} = 5V, \quad V_{out} = 1.2V$$



4.8 Internal Linear Regulator

Parameter	Symbol	Min	Typical	Max	Unit
Input Voltage Range	V_{IN_LINEAR}	4	5	5.5	V
Output Voltage Range	V_{OUT_LINEAR}	3.10	3.3	3.45	V
Max Output Current	I_{MAX}	-	-	100	mA


4.9 Power Ripple

Parameter	Symbol	Condition	Min	Typical	Max	Unit
5V Power Supply ¹	P_{5V}	Operate @ USB3.0	-	80	150	mV
3.3V Power Supply ²	P_{3V3}	Operate @ USB3.0	-	80	150	mV
1.2V Power Supply ³	P_{1V2}	Operate @ USB3.0	-	80	100	mV

- Note:**
1. Test point near Vbus capacitor.
 2. Test point at LDO output capacitor.
 3. Test point at AVDDL bypass capacitor.

4.10 Power-On Sequence

The Power-On sequence rules are defined in this section. Designers should follow all the rules for external power designs. Detailed explanations are listed as below.



T_{5v} : Rise time for 5V power rail from 10% to 90%

T_1 : Rise time for 3V3 power rail from 10% to 90%

T_2 : Rise time for 1V2 power rail from 10% to 90%

T3: Time interval between 3.3V power and 1.2V Power

T4: Rise time for RST# signal from 0.0V to 2.2V

T_{Crystal}: Time interval between 1.2V and 90% clock swing

Note: Clock must meet 30MHz +/-30ppm in the mean time

The recommended power sequence and timing requirements are listed as below.

Time	Minimum	Maximum
T _{5V}	-	20 ms
T1	0.0 ms	10 ms
T2	0.0 ms	10 ms
T3	-10 ms	10 ms
T4	100 ms	500 ms
T _{Crystal}	-	150.0 ms

The RESET timing constrain is based on the external RC reset circuits. In order to control the charge and discharge time for RC circuits, minimum and maximum requirements are listed. If designers apply timing control chip to control the reset signal, the only requirement will be minimum value. In other words, the maximum value can be skipped without problems.

5. Internal Switch Regulator

Input Voltage Range: 2.25V ~ 5.50V

Output Voltage Range: 1.05V ~ 1.32V (programmable)

Output Voltage Accuracy : $I_{LOAD}= 700 \text{ mA}$, $V_{OUT}\pm 10\%$

Max. Output Current : 700 mA

Over-Current Protection (OCP): Yes (1,500mA)

Input Capacitor: 10uF

Output Capacitor: 10uF ~ 20uF

Output Inductor: 4.7uH

Start-up Time : < 500us

Thermal Shutdown: No

Faster Shutdown: No

5.1 PCB layout guidelines :

1. Route high speed switching node LXO away from sensitive analog area (as crystal, REXT ... etc)
2. Connect input/output capacitors to power and ground plane and put input/output capacitors close to IC and keep the high-current paths as short and wide as possible.

6. Product Naming

QFN48 6X6 mm²

JM S 578 – Q G B A0 A

