



Revision History


| Version | Date | By | Change Dscription | Approved |
|---------|------------|---------|----------------------------------------------------------|----------|
| V0.1 | 2020-08 | Zhangdz | 1: Revision preliminary version; | |
| V1.0 | 2021-07-10 | Skyth | 1: SOQuartz SOM production release; | |
| V1.0a | 2021-08-16 | Skyth | 1: resuffle SD detected pin factor in SD boot capability | |
| | | | | |

| | | | |
|---------------------------------------------------------------------------------------------------|---------------------------------|---------------------|---------|
|  PINE64 | | PINE64 | |
| Project: | SOQuartz SOM Schematic-20210816 | | |
| File: | 01.Revision History | | |
| Date: | Monday, August 16, 2021 | Rev: | V1.1 |
| Designed by: | Daniel.J | Reviewed by: | Default |
| | | Sheet: | 1 of 26 |

RK3566 Ref Block Diagram



Power Sequence & Power Path assignment



| Power Source | PMIC Channel | Supply Limit | Power Supply Name | Time Slot | Default Voltage | Work Status | Sleep Status |
|--------------|-------------------------|--------------|-------------------|-----------|-----------------|-------------|--------------|
| VCC3V3_SYS | RK809_BUCK1 | 2.5A | VDD_LOGIC | Slot:1 | 0.9V | ON | OFF |
| VCC3V3_SYS | RK809_BUCK2 | 2.5A | VDD_GPU | Slot:2 | 0.9V | ON | OFF |
| VCC3V3_SYS | RK809_BUCK3 | 1.5A | VCC_DDR | Slot:3 | ADJ FB=0.8V | ON | ON |
| VCC3V3_SYS | RK809_BUCK4 | 1.5A | VDD_NPU | N/A | 0.9V | OFF | OFF |
| VCC3V3_SYS | RK809_LDO1 | 0.4A | VDDA0V9_IMAGE | N/A | 0.9V | OFF | OFF |
| VCC3V3_SYS | RK809_LDO2 | 0.4A | VDDA_0V9 | Slot:1 | 0.9V | ON | OFF |
| VCC3V3_SYS | RK809_LDO3 | 0.1A | VDDA0V9_PMU | Slot:1 | 0.9V | ON | ON |
| VCC3V3_SYS | RK809_LDO4 | 0.4A | VCCI0_ACODEC | N/A | 3.3V | OFF | OFF |
| VCC3V3_SYS | RK809_LDO5 | 0.4A | VCCI0_SD | Slot:4 | 3.3V | ON | OFF |
| VCC3V3_SYS | RK809_LDO6 | 0.4A | VCC3V3_PMU | Slot:2 | 3.3V | ON | ON |
| VCC3V3_SYS | RK809_LDO7 | 0.4A | VCCA_1V8 | Slot:2 | 1.8V | ON | OFF |
| VCC3V3_SYS | RK809_LDO8 | 0.4A | VCCA1V8_PMU | Slot:2 | 1.8V | ON | ON |
| VCC3V3_SYS | RK809_LDO9 | 0.4A | VCCA1V8_IMAGE | N/A | 1.8V | OFF | OFF |
| VCC3V3_SYS | RK809_SW2 100mA/0.1m | 2.1A | VCC3V3_SD | Slot:4 | 3.3V | ON | OFF |
| VCC3V3_SYS | RK809_SW1 50mA/0.1m | 2.1A | VCC_3V3 | Slot:4 | 3.3V | ON | OFF |
| VCC3V3_SYS | RK809_BUCK5 | 2.5A | VCC_1V8 | Slot:2 | 1.8V | ON | OFF |
| VCC3V3_SYS | RK809_RESETn | | | Slot:4+5 | | | |
| VCC12V_DCIN | EXT BUCK | 3.0A | VCC3V3_SYS | Slot:0 | 3.3V | ON | ON |
| VCC12V_DCIN | EXT BUCK | 3.0A | VCC5V0_SYS | Slot:0 | 5.0V | ON | ON |
| VCC3V3_SYS | EXT BUCK | 6.0A | VDD_CPU | Slot:2A | 1.025V | ON | OFF |

IO Power Domain Map

Refer to the actual design!

| IO Domain | Pin Num | Support IO Voltage | | Assignment IO Domain Voltage | | Voltage | Notes |
|-----------|---------|--------------------|------|------------------------------|--------------|---------|------------------------------------------|
| | | 3.3V | 1.8V | Supply Power Net Name | Power Source | | |
| PMUI01 | 1P16 | YES | NO | VCC3V3_PMU | VCC3V3_PMU | 3.3V | |
| PMUI02 | 1N15 | YES | YES | VCC3V3_PMU | VCC3V3_PMU | 3.3V | |
| VCCI01 | 1D13 | YES | YES | VCCI0_ACODEC | VCCI0_ACODEC | 3.3V | |
| VCCI02 | 1C13 | YES | YES | VCCI0_FLASH | VCC_1V8 | 1.8V | FLASH_VOL_SEL = 1 --> VCCI0_FLASH = 1.8V |
| VCCI03 | 1F17 | YES | YES | VCCI0_SD | VCCI0_SD | 3.3V | |
| VCCI04 | 1E16 | YES | YES | VCCI04 | VCC_1V8 | 1.8V | |
| VCCI05 | 1N5 1N6 | YES | YES | VCCI05 | VCC_3V3 | 3.3V | |
| VCCI06 | 1L4 1L5 | YES | YES | VCCI06 | VCC_1V8 | 1.8V | |
| VCCI07 | 1N8 | YES | YES | VCCI07 | VCC_3V3 | 3.3V | |

PINE64 PINE64


Project: SOQuartz SOM Schematic-20210816

File: 03.Power Sequence/IO Domain Map


Date: Monday, August 16, 2021 Rev: V1.1

Designed by: Daniel J. Reviewed by: Default Sheet: 3 of 28

RESET signal MAP





Clock Map





| | | | |
|------------------------------------------|----------------------|----------|-------|
| PINE64 | | PINE64 | |
| Project: SOQuartz SOM Schematic-20210816 | | | |
| File: 04.Reset Map/Clock Map | | | |
| Date: Monday, August 16, 2021 | Rev: V1.1 | | |
| Designed by: Daniel J | Reviewed by: Default | Sheet: 4 | of 26 |

I2C MAP




| | | | |
|------------------------------------------|--------------------|----------|-------|
| PINE64 | | PINE64 | |
| Project: SOQuartz SOM Schematic-20210816 | | | |
| File: 05.I2C Bus Map | | | |
| Date: Monday, August 16, 2021 | Rev: V1.1 | | |
| Designed by: Daniel J | Reviewed by: Dabul | Sheet: 5 | of 28 |

UART MAP




| | | | |
|------------------------------------------|----------------------|----------|-------|
| PINE64 | | PINE64 | |
| Project: SOQuartz SOM Schematic-20210816 | | | |
| File: 06.UART Map | | | |
| Date: Monday, August 16, 2021 | Rev: V1.1 | | |
| Designed by: Daniel J | Reviewed by: Default | Sheet: 6 | of 26 |

USB2.0 OTG0




PCIE2.0 x1 Lane



| | | | |
|------------------------------------------|----------------------|-----------|---------|
| PINE64 | | PINE64 | |
| Project: SOQuartz SOM Schematic-20210816 | | | |
| File: 07.USB/PCIE Function Map | | | |
| Date: Monday, August 16, 2021 | | Rev: V1.1 | |
| Designed by: Daniel J. | Reviewed by: Default | Sheet: | 7 of 28 |


RK3566_ABCDE

(Power&GND)





Caps should be placed under the U1000 package

Caps should be placed close to the U1000 package



| | |
|---------------------|---------------------------------|
| PINE64 | |
| Project: | SOQuartz SOM Schematic-20210816 |
| File: | 08.RK3566_Power/GND |
| Date: | Monday, August 16, 2021 |
| Designed by: | Daniel.J |
| Reviewed by: | Default |
| Rev: | V1.1 |
| Sheet: | 8 of 26 |

RK3566_F(DDR PHY)



PINE64


Project: SOQuartz SOM Schematic-20210816

File: **06.RK3566_DDR PHY**

Date: Monday, August 16, 2021 Rev: V1.1

Designed by: Daniel.J. Reviewed by: Dabait. Sheet: 9 of 26


RK3566_G(OSC/PLL/PMUIO1/2)




Note:
Caps between dashed green lines and U1000 should be placed under the U1000 package.
Other caps should be placed close to the U1000 package

| | | | |
|-------------------------------------------------|--|---------------------------|--|
| | | PINE64 | |
| Project: SOQuartz SOM Schematic-20210816 | | | |
| File: 10.RK3566_OSC/PLL/PMUIO | | | |
| Date: Monday, August 16, 2021 | | Rev: V1.1 | |
| Designed by: Daniel.J | | Reviewed by: Dabul | |
| Sheet: 10 of 28 | | | |

RK3566_I (VCCIO2 Domain)



RK3566_J (VCCIO3 Domain)





Note:
Caps of between dashed green lines and U1000 should be placed under the U1000 package

| | | | |
|------------------------------------------|-------------------------|--------------|--------|
| PINE64 | | PINE64 | |
| Project: SOQuartz SOM Schematic-20210816 | | | |
| File: 11.RK3566_Flash/SD Controller | | | |
| Date: | Monday, August 16, 2021 | Rev: | V1.1 |
| Designed by: | Daniel J. | Reviewed by: | Chuhai |
| Sheet: | 11 of 28 | | |

RK3566_U(USB3.0/PCIe2.0 x1)

RK3566_V(USB2.0 HOST)




B1154
B0A565_15850x14840x0R90


Note:
Caps of between dashed green lines and U1000 should be placed under the U1000 package.
Other caps should be placed close to the U1000 package

| | | | |
|---------------------|---------------------------------|---------------------|----------|
| PINE64 | | PINE64 | |
| Project: | SOQuartz SOM Schematic-20210816 | | |
| File: | 12.RK3566_USB/PCIe PHY | | |
| Date: | Monday, August 16, 2021 | Rev: | V1.1 |
| Designed by: | Daniel.L | Reviewed by: | Default |
| Sheet: | 12 | Sheet: | 12 of 28 |


RK3566_K(VCCIO4 Domain)




RK3566_N(VCCIO7 Domain)



RK3566_O(SARADC/OTP)




RK3566_P(MIPI CSI_RX)



CIPCLK_OUT

| Mode | 16bit | 12bit | 10bit | 8bit |
|---------|-------|-------|-------|------|
| CFP_D0 | D0 | -- | -- | -- |
| CFP_D1 | D1 | -- | -- | -- |
| CFP_D2 | D2 | -- | -- | -- |
| CFP_D3 | D3 | -- | -- | -- |
| CFP_D4 | D4 | D0 | -- | -- |
| CFP_D5 | D5 | D1 | -- | -- |
| CFP_D6 | D6 | D2 | D0 | -- |
| CFP_D7 | D7 | D3 | D1 | -- |
| CFP_D8 | D8 | D4 | D2 | D0 |
| CFP_D9 | D9 | D5 | D3 | D1 |
| CFP_D10 | D10 | D6 | D4 | D2 |
| CFP_D11 | D11 | D7 | D5 | D3 |
| CFP_D12 | D12 | D8 | D6 | D4 |
| CFP_D13 | D13 | D9 | D7 | D5 |
| CFP_D14 | D14 | D10 | D8 | D6 |
| CFP_D15 | D15 | D11 | D9 | D7 |


RK3566_M(VCCIO6 Domain)




Support 8T/8C Vbck 422 8bit input
 Support 8T/12C Vbck 422 8bit input
 Support 8T/12C Vbck 422 8bit input, single/dual-edge sampling
 Support 2/4 mixed 8T/8C/8T/12C Vbck 422 8bit input

Note:
 Caps of between dashed green lines and U1000 should be placed under the U1000 package.
 Other caps should be placed close to the U1000 package


RK3566_R(MIPI_DSI_TX0/LVDS_TX0)



RK3566_S(MIPI_DSI_TX1)




RK3566_T(eDP TX)



Note:
Caps of between dashed green lines and U1000 should be placed under the U1000 package.
Other caps should be placed close to the U1000 package

RK3566_Q(HDMI2.0 TX)



HDMI TMSD trace 100 Ohm +/-10%

PINE64 PINE64

Project: SOQuartz SOM Schematic-20210816


File: 15.RK3566_VO Interface_1

Date: Monday, August 16, 2021 Rev: V1.1

Designed by: Daniel J. Reviewed by: Dabul Sheet: 15 of 28

VCCIO5 Domain
Operating Voltage=1.8V/3.3V

| | | | | | | | |
|----------------|------------------------|---------------------|-------------------|-------------------|---------------------|------------------------|--------------------|
| VOP_BT1120_D0 | / SPI1_CS0_M1 | | | / SDMMC2_D0_M1 | / GP103_A1_d | I05 | |
| VOP_BT1120_D1 | / GMAC1_TXD0_M0 | / I2S3_MCLK_M0 | / SDMMC2_D1_M1 | / GP103_A2_d | AR10 | <<GMAC1_TXD0_M1 26 | |
| VOP_BT1120_D2 | / GMAC1_TXD1_M0 | / I2S3_SCLK_M0 | / SDMMC2_D2_M1 | / GP103_A3_d | AP10 | <<GMAC1_TXD1_M1 26 | |
| VOP_BT1120_D3 | / GMAC1_RXD0_M0 | / I2S3_LRCK_M0 | / SDMMC2_D3_M1 | / GP103_A4_d | AR9 | <<GMAC1_RXD0_M1 26 | |
| VOP_BT1120_D4 | / GMAC1_RXD1_M0 | / I2S3_SDO_M0 | / SDMMC2_CMD_M1 | / GP103_A5_d | AP9 | <<GMAC1_RXD1_M1 26 | |
| VOP_BT1120_CLK | / GMAC1_TXCLK_M0 | / I2S3_SDI_M0 | / SDMMC2_CLK_M1 | / GP103_A6_d | I04 | <<GMAC1_TXCLK_M1 26 | |
| VOP_BT1120_DE | / GMAC1_RXCLK_M0 | / SDMMC2_DPS_M1 | / GP103_A7_d | IV3 | <<GMAC1_RXCLK_M1 26 | | |
| VOP_BT1120_D6 | / ETH1_REPELCKO_25M_M0 | / SDMMC2_PWREN_M1 | / GP103_B0_d | AR7 | | | |
| PWM8_M0 | / GMAC1_RXD0_M0 | / UART4_RX_M1 | / GP103_B1_d | AP7 | <<GMAC1_RXD0_M1 26 | | |
| PW09_M0 | / GMAC1_RXD1_M0 | / UART4_TX_M1 | / GP103_B2_d | AR6 | <<GMAC1_RXD1_M1 26 | | |
| VOP_BT1120_D9 | / I2C5_SCL_M0 | / GMAC1_RXDV_CRS_M0 | / PDM_SD10_M2 | / GP103_B3_d | AP6 | <<GMAC1_RXDV_CRS_M1 26 | |
| VOP_BT1120_D10 | / I2C5_SDA_M0 | / GMAC1_RXER_M0 | / PDM_SD11_M2 | / GP103_B4_d | I03 | <<GMAC1_RXER_M1 26 | |
| PWM10_M0 | / VOP_BT1120_D11 | / I2C3_SCL_M1 | / GMAC1_TXD0_M0 | / GP103_B5_d | IV2 | <<GMAC1_TXD0_M1 26 | |
| PWM11_TX_M0 | / VOP_BT1120_D12 | / I2C3_SDA_M1 | / GMAC1_TXD1_M0 | / GP103_B6_d | AP5 | <<GMAC1_TXD1_M1 26 | |
| PWM12_M0 | / GMAC1_TXEN_M0 | / UART3_TX_M1 | / PDM_SD12_M2 | / GP103_B7_d | AP5 | <<GMAC1_TXEN_M1 26 | |
| PWM13_M0 | / GMAC1_MCLKINOUT_M0 | / UART3_RX_M1 | / PDM_SD13_M2 | / GP103_C0_d | AR4 | <<GMAC1_MCLKINOUT_M126 | |
| VOP_BT1120_D13 | / SPI1_MOSI_M1 | / PCIE20_PERRSTB_M1 | / I2S1_SDO2_M2 | / GP103_C1_d | AP4 | | |
| VOP_BT1120_D14 | / SPI1_MISO_M1 | / UART5_TX_M1 | / I2S1_SDI2_M2 | / GP103_C2_d | AP3 | | |
| VOP_BT1120_D15 | / SPI1_CLK_M1 | / UART5_RX_M1 | / I2S1_SCLK_RX_M2 | / GP103_C3_d | AR2 | | |
| PWM14_M0 | / VOP_PWM_M1 | / GMAC1_MDC_M0 | / UART7_TX_M1 | / PDM_CLK1_M2 | / GP103_C4_d | LP3 | <<GMAC1_MDC_M1 26 |
| PWM15_TX_M0 | / SP01P_TX_M1 | / GMAC1_MDIO_M0 | / UART7_RX_M1 | / I2S1_LRCK_RX_M2 | / GP103_C5_d | LP4 | <<GMAC1_MDIO_M1 26 |



RK3566
BGA565_15R50x14R40x0R90

Note:
Caps of between dashed green lines and U1000
should be placed under the U1000 package

| | | | |
|-------------------------------------------------|------------------|---------------------------------------|-----------------------------|
| | | PINE64 | |
| Project: SOQuartz SOM Schematic-20210816 | | File: 16.RK3566_VO Interface_2 | |
| Date: Monday, August 16, 2021 | Rev: V1.1 | Designed by: Daniel.J | Reviewed by: Default |
| Sheet: 16 of 26 | | | |

RK3566_H(VCCIO1 Domain)

U1H

VCCIO1 Domain

Operating Voltage=1.8V/3.3V

| | | | |
|---------------|-------------------|-------------------|-------------------|
| / I2C3_SDA_M0 | / UART3_RX_M0 | / AUDIOPWM_LOUT_P | / GPIO1_A0_u |
| / I2C3_SCL_M0 | / UART3_TX_M0 | / AUDIOPWM_LOUT_F | / GPIO1_A1_u |
| SCR_CLK | / I2S1_MCLK_M0 | / UART3_RTSn_M0 | / GPIO1_A2_d |
| SCR_IO | / I2S1_SCLK_TX_M0 | / UART3_CTSn_M0 | / GPIO1_A3_d |
| | / I2S1_SCLK_RX_M0 | / UART4_RX_M0 | / GPIO1_A4_d |
| | | / PDM_CLKI_M0 | / SPDIF_TX_M0 |
| SCR_RST | / I2S1_LRCK_TX_M0 | / UART4_RTSn_M0 | / GPIO1_A5_d |
| | / I2S1_LRCK_RX_M0 | / UART4_TX_M0 | / GPIO1_A6_d |
| | | / PDM_CLKO_M0 | / AUDIOPWM_ROUT_P |
| SCR_DET | / I2S1_SDO0_M0 | / UART4_CTSn_M0 | / GPIO1_A7_d |
| | / I2S1_SDO1_M0 | / I2S1_SDI3_M0 | / PDM_SDI3_M0 |
| | / I2S1_SDO2_M0 | / I2S1_SDI2_M0 | / PDM_SDI2_M0 |
| | / I2S1_SDO3_M0 | / I2S1_SDI1_M0 | / PDM_SDI1_M0 |
| | | / I2S1_SDI0_M0 | / PDM_SDI0_M0 |

RK3566
BGA565_15R50x14R40x0R90

A22 I2C3_SDA_M0 >>> GPIO1_A0 (I2C3_SDA_M0) 18
B22 I2C3_SCL_M0 >>> GPIO1_A1 (I2C3_SCL_M0) 18

A23

B23

1A13

B24

1A14

B25



1B13

A26

B26

1B14

VCC_3V3




>>> PCIE20_CLKREQn_3V3_L 18

>>> PCIE20_PERSTn_3V3_L 18

Note:


Caps of between dashed green lines and U1000 should be placed under the U1000 package

| | |
|---------------------|---------------------------------|
| PINE64 | |
| Project: | SOQuartz SOM Schematic-20210816 |
| File: | 17.RK3566_Audio Interface |
| Date: | Monday, August 16, 2021 |
| Designed by: | Daniel.J |
| Reviewed by: | Default |
| Rev: | V1.1 |
| Sheet: | 17 of 26 |




| | | | |
|---------------------------------------|-----------------------------|-----------|--|
| PINE64 | | PINE64 | |
| File: SOQuartz SOM Schematic-20210816 | | | |
| Size: B | Document Number: Connectors | Rev: V1.1 | |
| Date: Monday, August 16, 2021 | Sheet: 18 | of 26 | |

- I2C0_SCL_PMIC 10, 20
- I2C0_SDA_PMIC 10, 20
- PMIC_INT_L 10
- PMIC_SLEEP_B 10, 20
- RESETH 10, 18, 19
- PMIC_32K00T_WF125




PMIC RK809 DCDC




| | | |
|---------------|-------|---------|
| DDR4 | 1.2V | 62K 1% |
| LPDDR4/4x | 1.1V | 47K 1% |
| DDR3L | 1.53V | 110K 1% |
| LPDDR3 | 1.35V | 82K 1% |
| Default: 1.1V | | |


PMIC RK809 LDO



PMIC RK809 Management



PMIC RK809 CODEC



Rockchip Confidential

PINE64 PINE64

Project: SOQuartz SOM Schematic-20210816


File: 19.Power_PMIC

Date: Monday, August 16, 2021 Rev: V1.1


Designed by: Daniel.J. Reviewed by: Dabul Sheet: 19 of 28

I2C0_SCL_PMIC 10,19
 I2C0_SDA_PMIC 10,19
 PMIC_SLEEP_B 10,19

VDD_CPU_EXT






VCC3V3_SYS



| | | | |
|------------------------------------------|-------------------------|--------------|---------|
| PINE64 | | PINE64 | |
| Project: SOQuartz SOM Schematic-20210816 | | | |
| File: 20.Power_other | | | |
| Date: | Monday, August 16, 2021 | Rev: | V1.1 |
| Designed by: | Daniel.J | Reviewed by: | Default |
| Sheet: 20 of 28 | | | |


Flash Power Manage

| | | |
|------------|--------------------------------------------------------------|-------------------------------------------------------------------|
| | VCCIO2 domain voltage: Recommend voltage value (VCCIO_FLASH) | FLASH_VOL_SEL state decided to VCCIO2 domain IO driven by default |
| eMMC | 1.8V | FLASH_VOL_SEL --> Logic=H |
| Nand flash | Default 3.3V, Adjust according to demand 1.8V | FLASH_VOL_SEL --> Logic=L(Default) |
| SPI flash | Default 3.3V, Adjust according to demand 1.8V | FLASH_VOL_SEL --> Logic=L(Default) |







Note:
 FLASH_VOL_SEL state decided
 to VCCIO2 domain IO driven by default
 Logic=L: 3.3V IO driven
 Logic=H: 1.8V IO driven

| | | | |
|---------------------|---------------------------------|---------------------|----------|
| | | PINE64 | |
| Project: | SOQuartz SOM Schematic-20210816 | | |
| File: | 21.Power_Flash Power Manage | | |
| Date: | Monday, August 16, 2021 | Rev: | V1.1 |
| Designed by: | Daniel.J | Reviewed by: | Default |
| | | Sheet: | 21 of 26 |






<< eMMC_D0/FLASH_D011,23
 << eMMC_D1/FLASH_D111,23
 << eMMC_D2/FLASH_D211,23
 << eMMC_D3/FLASH_D311,23
 << eMMC_D4/FLASH_D411,23
 << eMMC_D5/FLASH_D511,23
 << eMMC_D6/FLASH_D611,23
 << eMMC_D7/FLASH_D711,23
 << eMMC_CMD/FLASH_WBn,23
 << eMMC_CLKOUT/FLASH_DQS1
 << eMMC_DATA_STROBE/FLASH_CLE,23




| | | | |
|-------------------------------------------------|--|-----------------------------|--|
| | | PINE64 | |
| Project: SOQuartz SOM Schematic-20210816 | | | |
| File: 23.Flash-eMMC Flash | | | |
| Date: Monday, August 16, 2021 | | Rev: V1.1 | |
| Designed by: Daniel_J | | Reviewed by: Default | |
| | | Sheet: 23 of 26 | |

- >> HDMI_TX2P_PORT 15,18
- >> HDMI_TX2M_PORT 15,18
- >> HDMI_TX1P_PORT 15,18
- >> HDMI_TX1N_PORT 15,18
- >> HDMI_TX0P_PORT 15,18
- >> HDMI_TX0N_PORT 15,18
- >> HDMI_TXCLKP_PORT 15,18
- >> HDMI_TXCLKN_PORT 15,18
- >> HDMI_TX_SCL 13
- << HDMI_TX_SDA 13
- << HDMI_TX_CEC_M0 13
- << HDMI_TX_HPDIN 15



| | | | |
|---------------------|---------------------------------|---------------------|----------|
| | | PINE64 | |
| Project: | SOQuartz SOM Schematic-20210816 | | |
| File: | 24.VO-HDMI2.0 TX | | |
| Date: | Monday, August 16, 2021 | Rev: | V1.1 |
| Designed by: | Zhengtz | Reviewed by: | Default |
| | | Sheet: | 24 of 26 |

SDIO WIFI/BT Module-1T1R



Note:
 Yes: option circuit be mounted
 No: option circuit not be mounted

| | | | |
|------------------------------------------|-----------|-----------------------|----------------------|
| PINE64 | | PINE64 | |
| Project: SOQuartz SOM Schematic-20210816 | | | |
| File: 25.WIFI/BT-SDIO_1T1R+UART | | | |
| Date: Monday, August 16, 2021 | Rev: V1.1 | Designed by: Daniel J | Reviewed by: Default |
| Sheet: 25 of 28 | | | |

