





# Revision History


Version	Date	By	Description	Remark
1.0a	2020/12/15	skyth-tech	Model A SBC Released	
2.0	2021/04/27	skyth-tech	Production board version	

 PINE64		<b>PINE64</b>		
<b>Project:</b>	Quartz64 Model-A Schematic 20210427			
<b>File:</b>	Revision history			
<b>Date:</b>	Wednesday, November 25, 2020	<b>Rev:</b>	V2.0	
<b>Designed by:</b>	Daniel.J	<b>Reviewed by:</b>	Default	<b>Sheet:</b> 2 of 99


# RK3566 Ref Block Diagram



# Power Diagram



# Power Sequence & Power Path assignment




Power Source	PMIC Channel	Supply Limit	Power Supply Name	Time Slot	Default Voltage	Work Status	Sleep Status
VCC_SYS	RK817-5_BUCK1	2.5A	VDD_LOGIC	Slot:1	0.9V	ON	ON
VCC_SYS	RK817-5_BUCK2	2.5A	VDD_NPU,VDD_GPU	Slot:2	0.9V	ON	OFF
VCC_SYS	RK817-5_BUCK3	1.5A	VCC_DDR	Slot:3	ADJ FB=0.8V	ON	ON
VCC_SYS	RK817-5_BUCK4	1.5A	VCC_3V3	Slot:4	3.3V	ON	OFF
VCC_SYS	RK817-5_LDO1	0.4A	VCCA1V8_PMU	Slot:2	1.8V	ON	ON
	RK817-5_LDO2	0.4A	VDDA_0V9	Slot:1	0.9V	ON	OFF
	RK817-5_LDO3	0.1A	VDDA0V9_PMU	Slot:1	0.9V	ON	ON
VCC_SYS	RK817-5_LDO4	0.4A	VCCIO_ACODEC	N/A	1.8V	ON	OFF
	RK817-5_LDO5	0.4A	VCCIO_SD	Slot:4	3.3V	ON	OFF
	RK817-5_LDO6	0.4A	VCC3V3_PMU	Slot:2	3.3V	ON	ON
VCC_SYS	RK817-5_LDO7	0.4A	VCC_1V8	Slot:2	1.8V	ON	OFF
	RK817-5_LDO8	0.4A	VCC1V8_DVP	N/A	1.8V	ON	OFF
	RK817-5_LDO9	0.4A	VCC2V8_DVP	N/A	2.8V	ON	OFF
VCC_BAT	RK817-5_RESETh			Slot:4+5			
VCC_BAT	RK817-5_BOOST RK817-5_OTG	1.5A	VCC5V_MIDU VBUS	N/A	5.0V	ON	OFF
VCC_3V3	Switch		VCC3V3_SD	Slot:4	3.3V	ON	OFF
VCC_SYS	EXT BUCK	6.0A	VDD_CPU	Slot:2A	1.025V	ON	OFF


## IO Power Domain Map

IO Domain	Pin Num	Support IO Voltage		Assignment IO Domain Voltage			Notes
		3.3V	1.8V	Supply Power Net Name	Power Source	Voltage	
PMUIO1	1P16	YES	NO	VCC3V3_PMU	VCC3V3_PMU	3.3V	
PMUIO2	1N15	YES	YES	VCC3V3_PMU	VCC3V3_PMU	3.3V	
VCCIO1	1D13	YES	YES	VCCIO_ACODEC	VCCIO_ACODEC	3.3V	
VCCIO2	1C13	YES	YES	VCCIO_FLASH	VCC_1V8	1.8V	FLASH_VOL_SEL = 1 --> VCCIO_FLASH = 1.8V
VCCIO3	1F17	YES	YES	VCCIO_SD	VCCIO_SD	3.3V	
VCCIO4	1E16	YES	YES	VCCIO4	VCC1V8_PMU	1.8V	
VCCIO5	1N5 1N6	YES	YES	VCCIO5	VCC_1V8	1.8V	
VCCIO6	1L4 1L5	YES	YES	VCCIO6	VCC1V8_DVP	1.8V	
VCCIO7	1N8	YES	YES	VCCIO7	VCC_3V3	3.3V	

# RESET Signal MAP




# Clock Map




PINE64		PINE64	
Project:	Quartz64 Model-A Schematic 20210427		
File:	Reset Map & Clock Map		
Date:	Wednesday, November 25, 2020	Rev:	V2.0
Designed by:	Daniel.J	Reviewed by:	Default
Sheet:	6	of	90

# IR Receiver




# HEATSINK / FAN





## Reset/PowerOn Connector

XH\_2.5mm/NC





PINE64		PINE64	
Title Quartz64 Model-A Schematic 20210427			
Size Custom	Document Number IR SPDIF		Rev V2.0
Date:	Tuesday, MAR 6, 2018	Sheet	6 of 33

# I2C MAP






# UART MAP



PINE64		<b>PINE64</b>	
<b>Project:</b>	Quartz64 Model-A Schematic 20210427		
<b>File:</b>	UART Map		
<b>Date:</b>	Wednesday, November 25, 2020	<b>Rev:</b>	V2.0
<b>Designed by:</b>	Daniel.J	<b>Reviewed by:</b>	Default
		<b>Sheet:</b>	8 of 90


# RK3566\_ABCDE

## (Power&GND)




Caps should be placed under the U1000 package

Caps should be placed close to the U1000 package

 PINE64		<h3>PINE64</h3>	
<b>Project:</b>	Quartz64 Model-A Schematic 20210427		
<b>File:</b>	RK3566 Power & Ground		
<b>Date:</b>	Wednesday, November 25, 2020	<b>Rev:</b>	V2.0
<b>Designed by:</b>	Daniel.J	<b>Reviewed by:</b>	Default
		<b>Sheet:</b>	10 of 99


# RK3566\_F (DDR PHY)

U1000F




RE3566  
BGA565\_15R5x14R4x0R90

Note: Sequences can not be swap




# DC IN&SYSTEM Power





PINE64		PINE64	
Title Quartz64 Model-A Schematic 20210427			
Size A4	Document Number DC In & System Power		Rev V2.0
Date: Tuesday, MAR 6, 2018	Sheet 11	of 33	

# RK3566\_G(OSC/PLL/PMUIO1/2)




**Note:**  
Caps of between dashed green lines and U1000 should be placed under the U1000 package.  
Other caps should be placed close to the U1000 package

# RK3566\_I (VCCIO2 Domain)





# RK3566\_J (VCCIO3 Domain)



**Note:**  
Caps of between dashed green lines and U1000 should be placed under the U1000 package

# RK3566\_U(USB3.0/SATA/QSGMII/PCIe2.0 x1)

# RK3566\_V(USB2.0 HOST)



**Note:**  
Caps of between dashed green lines and U1000 should be placed under the U1000 package.  
Other caps should be placed close to the U1000 package


		<b>PINE64</b>	
Project:	Quartz64 Model-A Schematic 20210427		
File:	RK3566 USB/PCIe/SATA PHY		
Date:	Wednesday, November 25, 2020	Rev:	V2.0
Designed by:	Daniel.J	Reviewed by:	Default
		Sheet:	14 of 90









# RK3566\_R(MIPI\_DSI\_TX0/LVDS\_TX0)



# RK3566\_S(MIPI\_DSI\_TX1)




# RK3566\_T(eDP/DP TX)




Boxed capacitors should be placed under the U1000 package.  
Other caps should be placed close to the U1000 package

**Note:**  
Caps of between dashed green lines and U1000 should be placed under the U1000 package.  
Other caps should be placed close to the U1000 package

# RK3566\_Q(HDMI2.0 TX)




HDMI TMSD trace  
100 Ohm +10%





<b>Project:</b>	Quartz64 Model-A Schematic 20210427
<b>File:</b>	E-ink Interface
<b>Date:</b>	Wednesday, November 25, 2020
<b>Designed by:</b>	ZHM
<b>Rev:</b>	V2.0
<b>Sheet:</b>	17 of 33

# RK3566\_L(VCCIO5 Domain)



RK3566  
BGA565\_15R5x14R4x0R90





**Note:**

Caps of between dashed green lines and U1000 should be placed under the U1000 package

WORK\_LED  
DIY\_LED

**LED**



PINE64		PINE64	
<b>Project:</b>	Quartz64 Model-A Schematic 20210427		
<b>File:</b>	RK3566 RGMII Interface		
<b>Date:</b>	Wednesday, November 25, 2020	<b>Rev:</b>	V2.0
<b>Designed by:</b>	Daniel.J	<b>Reviewed by:</b>	Default
		<b>Sheet:</b>	18 of 99

# RK3566\_H(VCCIO1 Domain)


U1000H

## VCCIO1 Domain


Operating Voltage=1.8V/3.3V

	/ I2C3_SDA_M0	/ UART3_RX_M0	/ AUDIOPWM_LOUT_p	/ GPIO1_A0_u
	/ I2C3_SCL_M0	/ UART3_TX_M0	/ AUDIOPWM_LOUT_n	/ GPIO1_A1_u
SCR_CLK	/ I2S1_MCLK_M0	/ UART3_RTSn_M0		/ GPIO1_A2_d
SCR_IO	/ I2S1_SCLK_TX_M0	/ UART3_CTSn_M0		/ GPIO1_A3_d
	/ I2S1_SCLK_RX_M0	/ UART4_RX_M0	/ PDM_CLK1_M0	/ SPDIF_TX_M0
				/ GPIO1_A4_d
SCR_RST	/ I2S1_LRCK_TX_M0	/ UART4_RTSn_M0		/ GPIO1_A5_d
	/ I2S1_LRCK_RX_M0	/ UART4_TX_M0	/ PDM_CLK0_M0	/ AUDIOPWM_ROUT_p
				/ GPIO1_A6_d
SCR_DET	/ I2S1_SDO0_M0	/ UART4_CTSn_M0	/ AUDIOPWM_ROUT_n	/ GPIO1_A7_d
	/ I2S1_SDO1_M0	/ I2S1_SDI3_M0	/ PDM_SDI3_M0	/ PCIE20_CLKREOn_M2
	/ I2S1_SDO2_M0	/ I2S1_SDI2_M0	/ PDM_SDI2_M0	/ PCIE20_WAKEn_M2
	/ I2S1_SDO3_M0	/ I2S1_SDI1_M0	/ PDM_SDI1_M0	/ PCIE20_PERSTn_M2
		/ I2S1_SDI0_M0	/ PDM_SDI0_M0	/ GPIO1_B3_d

RK3566  
BGA565\_15R5x14R4x0R90



VCCIO\_ACODEC




**Note:**  
Caps of between dashed green lines and U1000 should be placed under the U1000 package


PINE64		<b>PINE64</b>	
<b>Project:</b>	Quartz64 Model-A Schematic 20210427		
<b>File:</b>	RK3566 Audio Interface		
<b>Date:</b>	Wednesday, November 25, 2020	<b>Rev:</b>	V2.0
<b>Designed by:</b>	Daniel.J	<b>Reviewed by:</b>	Default
	<b>Sheet:</b>	19 of 99	

- >>I2CO\_SCL\_PMIC
- >>I2CO\_SDA\_PMIC
- >>PMIC\_INT\_L
- >>PMIC\_SLEEP\_H
- >>PMIC\_PWRON
- >>RESETn
- >>PMIC\_32KOUT\_WIFI
- >>I2S1\_MCLK\_M0\_RK817
- >>I2S1\_SCLK\_TX\_M0\_RK817
- >>I2S1\_LRCLK\_TX\_M0\_RK817
- >>I2S1\_SD00\_M0\_RK817
- >>I2S1\_SDIO\_M0/PDM\_SDIO\_M0\_RK817
- >>PDM\_CLK0\_M0\_RK817
- >>HPL\_OUT
- >>HP\_SNS
- >>HP\_OUT
- >>SPKN\_OUT
- >>SPKP\_OUT
- >>MIC1\_IN
- >>MIC2\_IN
- >>RST\_KEY


## PMIC RK817 DCDC




## PMIC RK817 LDO



## PMIC RK817 Management




## PMIC RK817 CODEC



<b>PINE64</b>	
<b>Project:</b>	Quartz64 Model-A Schematic 20210427
<b>File:</b>	Power PMIC
<b>Date:</b>	Wednesday, November 25, 2020
<b>Designed by:</b>	Daniel.J
<b>Reviewed by:</b>	Default
<b>Rev:</b>	V2.0
<b>Sheet:</b>	21 of 90



# VDD\_CPU\_EXT




# Flash Power Manage

← FLASH\_VOL\_SEL

	VCCIO2 domain voltage: Recommend voltage value (VCCIO_FLASH)	FLASH_VOL_SEL state decided to VCCIO2 domain IO driven by default
eMMC	1.8V	FLASH_VOL_SEL --> Logic=H
Nand flash	Default 3.3V, Adjust according to demand 1.8V	FLASH_VOL_SEL --> Logic=L(Default)
SPI flash	Default 3.3V, Adjust according to demand 1.8V	FLASH_VOL_SEL --> Logic=L(Default)





Note:  
 FLASH\_VOL\_SEL state decided  
 to VCCIO2 domain IO driven by default  
 Logic=L: 3.3V IO driven  
 Logic=H: 1.8V IO driven




		<b>PINE64</b>	
<b>Project:</b>	Quartz64 Model-A Schematic 20210427		
<b>File:</b>	Flash Power Manage		
<b>Date:</b>	Wednesday, November 25, 2020	<b>Rev:</b>	V2.0
<b>Designed by:</b>	Daniel.J	<b>Reviewed by:</b>	Default
		<b>Sheet:</b>	23 of 99





		<b>PINE64</b>	
<b>Project:</b> Quartz64 Model-A Schematic 20210427			
<b>File:</b> E-Ink Interface			
<b>Date:</b>	Wednesday, November 25, 2020	<b>Rev:</b>	V2.0
<b>Designed by:</b>	ZHM	<b>Reviewed by:</b>	<Checker>
<b>Sheet:</b>	24	<b>of</b>	33





**U3800A**

Pin	Signal	Internal Label	Signal	Internal Label
12	LPDDR4_DQ0_A	B2	DQ0_a	AA2
12	LPDDR4_DQ1_A	C2	DQ1_a	Y2
12	LPDDR4_DQ2_A	E2	DQ2_a	V2
12	LPDDR4_DQ3_A	F2	DQ3_a	U2
12	LPDDR4_DQ4_A	F4	DQ4_a	U4
12	LPDDR4_DQ5_A	E4	DQ5_a	V4
12	LPDDR4_DQ6_A	C4	DQ6_a	W4
12	LPDDR4_DQ7_A	B4	DQ7_a	AA4
12	LPDDR4_DQ80P_A	D3	DQS0_t_a	W3
12	LPDDR4_DQ80N_A	E3	DQS0_c_a	V3
12	LPDDR4_DM0_A	C3	DM10_a	Y3
12	LPDDR4_DQ8_A	B11	DQ8_a	AA11
12	LPDDR4_DQ9_A	C11	DQ9_a	Y11
12	LPDDR4_DQ10_A	E11	DQ10_a	V11
12	LPDDR4_DQ11_A	F11	DQ11_a	U11
12	LPDDR4_DQ12_A	E9	DQ12_a	V9
12	LPDDR4_DQ13_A	C9	DQ13_a	W9
12	LPDDR4_DQ14_A	B9	DQ14_a	Y9
12	LPDDR4_DQ15_A	B9	DQ15_a	AA9
12	LPDDR4_DQS1P_A	D10	DQS1_t_a	W10
12	LPDDR4_DQS1N_A	E10	DQS1_c_a	V10
12	LPDDR4_DM1_A	C10	DM11_a	Y10
12	LPDDR4_A0_A	H2	CA0_a	R2
12	LPDDR4_A1_A	J2	CA1_a	P2
12	LPDDR4_A2_A	H9	CA2_a	R9
12	LPDDR4_A3_A	H10	CA3_a	R10
12	LPDDR4_A4_A	H11	CA4_a	R11
12	LPDDR4_A5_A	J11	CA5_a	P11
12	LPDDR4_CLKP_A	J8	CK_t_a	P8
12	LPDDR4_CLKN_A	J9	CK_c_a	P9
12	LPDDR4_CKE0_A	J4	CKE0_a	P4
12	LPDDR4_CKE1_A	J5	CKE1_a	P5
12	LPDDR4_CS0n_A	H4	CS0_a	R4
12	LPDDR4_CS1n_A	H3	CS1_a	R3
12	LPDDR4_ODT0_CA_A	G2	ODT_CA_a	T2
12	LPDDR4_RES0n	A5	RES0_n	T11


LPDDR4\_200p  
BGA200\_15R00X10R00X0R90


**U3800B**

Pin	Signal	Internal Label	Signal	Internal Label
F1	VDD1_1	A3	VSS_1	A1
F12	VDD1_2	A1	VSS_2	C1
G4	VDD1_3	A1	VSS_3	C5
G9	VDD1_4	A1	VSS_4	C8
T4	VDD1_5	A1	VSS_5	C12
T9	VDD1_6	A1	VSS_6	D2
U1	VDD1_7	A1	VSS_7	D4
U12	VDD1_8	A1	VSS_8	D9
A4	VDD2_1	A1	VSS_9	D11
A9	VDD2_2	A1	VSS_10	E1
F5	VDD2_3	A1	VSS_11	E5
F8	VDD2_4	A1	VSS_12	E8
H1	VDD2_5	A1	VSS_13	E12
H5	VDD2_6	A1	VSS_14	G1
H8	VDD2_7	A1	VSS_15	G3
H12	VDD2_8	A1	VSS_16	G5
K1	VDD2_9	A1	VSS_17	G8
K3	VDD2_10	A1	VSS_18	G10
K10	VDD2_11	A1	VSS_19	G12
K12	VDD2_12	A1	VSS_20	J1
N1	VDD2_13	A1	VSS_21	J3
N3	VDD2_14	A1	VSS_22	J10
N10	VDD2_15	A1	VSS_23	J12
N12	VDD2_16	A1	VSS_24	K2
R1	VDD2_17	A1	VSS_25	K4
R5	VDD2_18	A1	VSS_26	K9
R8	VDD2_19	A1	VSS_27	K11
R12	VDD2_20	A1	VSS_28	N2
U5	VDD2_21	A1	VSS_29	N4
AB4	VDD2_22	A1	VSS_30	N9
AB9	VDD2_23	A1	VSS_31	N11
	VDD2_24	A1	VSS_32	P1
		A1	VSS_33	P3
		A1	VSS_34	P10
		A1	VSS_35	P12
		A1	VSS_36	T1
		A1	VSS_37	T3
		A1	VSS_38	T5
		A1	VSS_39	T8
		A1	VSS_40	T12
		A1	VSS_41	V1
		A1	VSS_42	V6
		A1	VSS_43	V8
		A1	VSS_44	V5
		A1	VSS_45	V12
		A1	VSS_46	W2
		A1	VSS_47	W4
		A1	VSS_48	W9
		A1	VSS_49	W11
		A1	VSS_50	Y5
		A1	VSS_51	Y8
		A1	VSS_52	Y12
		A1	VSS_53	YB
		A1	VSS_54	YB3
		A1	VSS_55	YB5
		A1	VSS_56	YB8
		A1	VSS_57	YB10
		A1	VSS_58	YB12


LPDDR4\_200p  
BGA200\_15R00X10R00X0R90

Pin	Signal	Internal Label
A1	DNU_1	AA1
A2	DNU_2	AA2
A11	DNU_3	AA3
A12	DNU_4	AA4
B1	DNU_5	AA5
B12	DNU_6	AA6








PINE64		PINE64	
Title Quartz64 Model-A Schematic 20210427			
Size B	Document Number	Rev V2.0	
Date:	Sheet 29 of 33		




PINE64		PINE64	
Title Quartz64 Model-A Schematic 20210427			
Size A	Document Number CAMERA		Rev V2.0
Date:	Sheet	30	of 33


>>FSPI\_CLK/FLASH\_ALE 14,28  
 >>FSPI\_D0/FLASH\_RDY 14,28  
 >>FSPI\_D1/FLASH\_RDn 14,28  
 >>eMMC\_RSTn/FSPI\_D2/FLASH\_WPn 14,27,28  
 >>FSPI\_D3/FLASH\_CS1n 14,28  
 >>FSPI\_CS0n/FLASH\_CS0n 14,28

default VCC = 1.8V



 PINE64		<b>PINE64</b>	
<b>Project:</b>	Quartz64 Model-A Schematic 20210427		
<b>File:</b>	Flash SPI NOR		
<b>Date:</b>	Wednesday, November 25, 2020	<b>Rev:</b>	V2.0
<b>Designed by:</b>	Daniel.J	<b>Reviewed by:</b>	Default
		<b>Sheet:</b>	31 of

# eDP Panel




- EDP\_TX\_D0P 18
- EDP\_TX\_D0N 18
- EDP\_TX\_D1P 18
- EDP\_TX\_D1N 18
- EDP\_TX\_AUXP 18
- EDP\_TX\_AUXN 18

LCD\_BL\_PWM <<> LCD0\_EN  
LCD0\_BL\_PWM14



PINE64		PINE64	
Title Quartz64 Model-A Schematic 20210427			
Size A4	Document Number LCD EDP		Rev V2.0
Date: Tuesday, MAR 6, 2018	Sheet 32	of 32	

# MIPI Panel

## BACKLIGHT





## biasing circuit



PINE64		PINE64	
Title Quartz64 Model-A Schematic 20210427			
Size B	Document Number	Rev V2.0	
Date:	Sheet 33	of	



# Touch Panel connector



PINE64		PINE64	
Title Quartz64 Model-A Schematic 20210427			
Size A	Document Number TP PORT		Rev V2.0
Date:	Sheet 34 of		



>>eMMC\_D0/FLASH\_D0  
 >>eMMC\_D1/FLASH\_D1  
 >>eMMC\_D2/FLASH\_D2  
 >>eMMC\_D3/FLASH\_D3  
 >>eMMC\_D4/FLASH\_D4  
 >>eMMC\_D5/FLASH\_D5  
 >>eMMC\_D6/FLASH\_D6  
 >>eMMC\_D7/FLASH\_D7


<<>>eMMC\_CMD/FLASH\_WRn

>>eMMC\_CLKOUT/FLASH\_DQS



<<>>eMMC\_DATA\_STROBE/FLASH\_CLE

eMMC\_DATA\_STROBE/FLASH\_CLE R4000 1 2 0R 5% eMMC\_DATA\_STROBE  
R0402

eMMC\_CLKOUT/FLASH\_DQS R4001 1 2 0R 5% eMMC\_CLKOUT  
R0402



Note:  
Reserve PAD for Update.



		<b>PINE64</b>	
<b>Project:</b>	Quartz64 Model-A Schematic 20210427		
<b>File:</b>	Flash eMMC Flash		
<b>Date:</b>	Wednesday, November 25, 2020	<b>Rev:</b>	V2.0
<b>Designed by:</b>	Daniel.J	<b>Reviewed by:</b>	Default
		<b>Sheet:</b>	40 of 99

<<PCI20\_TXP 15  
 <<PCI20\_TXN 15  
 <<PCI20\_RXP 15  
 <<PCI20\_RXN 15  
 <<PCI20\_REFCLKP 15  
 <<PCI20\_REFCLN 15


<<PCI20\_CLKREQ\_M2 20  
 <<PCI20\_MAKEN\_M2 20  
 <<PCI20\_PERSTn\_M2 20

Option

<<PCI20\_PRESENT\_L\_GP100\_A6 19  
 <<PCI20\_PWREN\_H\_GP100\_C2 13

### PCIe2.0 x 1 (x4 Slot)

10W Slot: 25W Slot: 25W Slot:  
 12V 0.5Amax 12V 2.1Amax 12V 5.5Amax  
 3.3V 3Amax 3.3V 3Amax 3.3V 3Amax  
 3.3Vaux 0.375Amax







VCCIO\_ACODDEC 3.3V default  
 VCCIO\_ACODDEC 3.3V default  
 VCCIO\_ACODDEC 3.3V default  
 3.3V  
 VCCIO\_ACODDEC 3.3V default

PCI20\_CLKREQ\_M2 R8200 1 2 OR 5% PCI20\_CLKREQ\_3V3\_L  
 PCI20\_MAKEN\_M2 R8201 1 2 OR 5% PCI20\_MAKEN\_3V3\_L  
 PCI20\_PERSTn\_M2 R8202 1 2 OR 5% PCI20\_PERSTn\_3V3\_L

PCI20\_PRESENT\_L\_GP100\_A6 R8204 1 2 OR 5% PCI20\_PRESENT\_3V3\_L



PCI20\_REFCLKP R8210 1 2 OR 5% R0201 PCI20\_REFCLKP\_C  
 PCI20\_REFCLN R8211 1 2 OR 5% R0201 PCI20\_REFCLN\_C

Clock --> PCIe2.0 CON







VCC3V3\_SD




Close to MicroSD Card




J4200  
 TFP09-2-12B  
 TF9\_TFP09-2-12B

MicroSD Card








PINE64		PINE64	
<b>Project:</b>	Quartz64 Model-A Schematic 20210427		
<b>File:</b>	Flash MicroSD Card		
<b>Date:</b>	Wednesday, November 25, 2020	<b>Rev:</b>	V2.0
<b>Designed by:</b>	Daniel.J	<b>Reviewed by:</b>	Default
		<b>Sheet:</b>	42 of 99

- >> HDMI\_TX2P\_PORT
- >> HDMI\_TX2N\_PORT
- >> HDMI\_TX1P\_PORT
- >> HDMI\_TX1N\_PORT
- >> HDMI\_TX0P\_PORT
- >> HDMI\_TX0N\_PORT
- >> HDMI\_TXCLKP\_PORT
- >> HDMI\_TXCLKN\_PORT
- << HDMI\_TX\_SCL
- << HDMI\_TX\_SDA
- << HDMI\_TX\_CEC\_M0
- << HDMI\_TX\_HPDIN




$C_j \leq 0.4\text{pF}$




		<b>PINE64</b>	
<b>Project:</b>	Quartz64 Model-A Schematic 20210427		
<b>File:</b>	VO Digital Video Out		
<b>Date:</b>	Wednesday, November 25, 2020	<b>Rev:</b>	V2.0
<b>Designed by:</b>	Daniel.J	<b>Reviewed by:</b>	Default
		<b>Sheet:</b>	50 of 99

# SDIO WIFI/BT Module-1T1R



- >> SDMMC1\_D0
- >> SDMMC1\_D1
- >> SDMMC1\_D2
- >> SDMMC1\_D3
- >> SDMMC1\_CMD
- >> SDMMC1\_CLK
- >> WIFI\_REG\_ON\_H\_GPIO2\_C2
- >> WIFI\_WAKE\_HOST\_H\_GPIO2\_C3
- << UART1\_RX\_M0
- << UART1\_TX\_M0
- << UART1\_RTSn\_M0
- << UART1\_CTSn\_M0
- >> BT\_REG\_ON\_H\_GPIO2\_B7
- >> BT\_WAKE\_HOST\_H\_GPIO2\_C011
- >> HOST\_WAKE\_BT\_H\_GPIO2\_C1
- >> PMIC\_32KOUT\_WIFI


Note:  
VBAT voltage range:3.0V~4.8V,  
Supply current at least 400mA




		<b>PINE64</b>	
<b>Project:</b>	Quartz64 Model-A Schematic 20210427		
<b>File:</b>	Wifi/BT SDIO Module Connection		
<b>Date:</b>	Wednesday, November 25, 2020	<b>Rev:</b>	V2.0
<b>Designed by:</b>	Linus.Lin	<b>Reviewed by:</b>	
		<b>Sheet:</b>	61 of 99

- >> HPL\_OUT
- >> HP\_SNS
- >> HPR\_OUT
- >> SPKN\_OUT
- >> SPKP\_OUT
- >> MIC1\_IN
- >> MIC2\_IN
- >> HP\_DET\_L\_GPIO3\_A1
- >> SARADC\_VIN2\_HP\_HOOK


# MIC



# SPK



# Headphone



		<b>PINE64</b>	
<b>Project:</b>	Quartz64 Model-A Schematic 20210427		
<b>File:</b>	Audio Port/Single Speaker		
<b>Date:</b>	Wednesday, November 25, 2020	<b>Rev:</b>	V2.0
<b>Designed by:</b>	Daniel.J	<b>Reviewed by:</b>	Default
		<b>Sheet:</b>	70 of 99





```

17 I2C2_SCL_M0 << I2C2_SCL_M0 R9003 1 2 0R 5% I2C2_SCL_SEN
R0402
17 I2C2_SDA_M0 << I2C2_SDA_M0 R9004 1 2 0R 5% I2C2_SDA_SEN
R0402
GSENSOR_INT_L_GPIO3_B0 >>

```



# G Sensor





 PINE64		<b>PINE64</b>	
<b>Project:</b>	Quartz64 Model-A Schematic 20210427		
<b>File:</b>	Sensor		
<b>Date:</b>	Wednesday, November 25, 2020	<b>Rev:</b>	V2.0
<b>Designed by:</b>	Daniel.J	<b>Reviewed by:</b>	Default
		<b>Sheet:</b>	90 of 99

# Page of Accessories

## PCB Mark Point




## Heatsink



## Heatsink

When use socket,  
NO Heatsink holes is reserved.

 PINE64		PINE64	
<b>Project:</b>	Quartz64 Model-A Schematic 20210427		
<b>File:</b>	Mark/Hole/Heatsink		
<b>Date:</b>	Wednesday, November 25, 2020	<b>Rev:</b>	V2.0
<b>Designed by:</b>	Daniel.J	<b>Reviewed by:</b>	Default
		<b>Sheet:</b>	99 of 99