

# Table of Content

Page 1	01.Index and Notes
Page 2	02.Revision History
Page 3	03.Block Diagram
Page 4	04.Power Diagram
Page 5	05.Power Sequence/IO Domain Map
Page 6	06.Reset Map/Clock Map
Page 7	07.I2C Bus Map
Page 8	08.UART Map
Page 10	10.RK3566_Power/GND
Page 11	11.DC In&System
Page 12	12.RK3566_OSC/PLL/PMUIO
Page 13	13.RK3566_Flash/SD Controller
Page 14	14.RK3566_USB/PCIe/SATA PHY
Page 15	15.RK3566_SARADC/GPIO
Page 16	16.RK3566_VI Interface
Page 17	17.RK3566_VO Interface_1
Page 18	18.RK3566_RGMII Interface
Page 19	19.RK3566_Audio Interface
Page 20	20.Power_PMIC
Page 21	21.Power_DC IN
Page 23	23.Power_Flash Power Manage
Page 24	24.E-ink Interface
Page 25	25.USB2/USB3 Port
Page 26	26.DRAM-LPDDR4_1X32bit_200P
Page 29	29.GPIO Bus
Page 30	30.CAMERA
Page 31	42.Flash-MicroSD Card
Page 32	32.LCD EDP
Page 33	33.LCD MIPI
Page 37	37.Ethernet PHY
Page 40	40.Flash-eMMC Flash
Page 41	41.PCIe Interface
Page 42	42.Flash-MicroSD Card
Page 50	50.VO Digital Video Out
Page 61	61.WIFI/BT SDIO Module Conn
Page 70	70.Audio Port SINGLE_SPK
Page 90	90.Sensor
Page 99	99.Mark/Hole/Heatsink
-----	-----

**Description**

**Note**

**Option**


**Notes**

**NOTE 1:**  
**Component parameter description**  
 1. DNP stands for component not mounted temporarily  
 2. If Value or option is DNP, which means the area is reserved without being mounted


**NOTE 2:**  
 Please use our recommended components to avoid too many changes.  
 For more informations about the second source,please refer to our AVL.

# Revision History


Version	Date	By	Description	Remark
1.0	2020/11/24	skyth-tech	Model A SBC Released	

 PINE64		<b>PINE64</b>		
<b>Project:</b>	Quartz64 Model-A Schematic-20201124			
<b>File:</b>	Revision history			
<b>Date:</b>	Wednesday, November 25, 2020	<b>Rev:</b>	V1.0	
<b>Designed by:</b>	Daniel.J	<b>Reviewed by:</b>	Default	<b>Sheet:</b> 2 of 99


# RK3566 Ref Block Diagram



# Power Diagram



# Power Sequence & Power Path assignment




Power Source	PMIC Channel	Supply Limit	Power Supply Name	Time Slot	Default Voltage	Work Status	Sleep Status
VCC_SYS	RK817-5_BUCK1	2.5A	VDD_LOGIC	Slot:1	0.9V	ON	ON
VCC_SYS	RK817-5_BUCK2	2.5A	VDD_NPU,VDD_GPU	Slot:2	0.9V	ON	OFF
VCC_SYS	RK817-5_BUCK3	1.5A	VCC_DDR	Slot:3	ADJ FB=0.8V	ON	ON
VCC_SYS	RK817-5_BUCK4	1.5A	VCC_3V3	Slot:4	3.3V	ON	OFF
VCC_SYS	RK817-5_LDO1	0.4A	VCCA1V8_PMU	Slot:2	1.8V	ON	ON
	RK817-5_LDO2	0.4A	VDDA_0V9	Slot:1	0.9V	ON	OFF
	RK817-5_LDO3	0.1A	VDDA0V9_PMU	Slot:1	0.9V	ON	ON
VCC_SYS	RK817-5_LDO4	0.4A	VCCIO_ACODEC	N/A	1.8V	ON	OFF
	RK817-5_LDO5	0.4A	VCCIO_SD	Slot:4	3.3V	ON	OFF
	RK817-5_LDO6	0.4A	VCC3V3_PMU	Slot:2	3.3V	ON	ON
VCC_SYS	RK817-5_LDO7	0.4A	VCC_1V8	Slot:2	1.8V	ON	OFF
	RK817-5_LDO8	0.4A	VCC1V8_DVP	N/A	1.8V	ON	OFF
	RK817-5_LDO9	0.4A	VCC2V8_DVP	N/A	2.8V	ON	OFF
VCC_BAT	RK817-5_RESETr			Slot:4+5			
VCC_BAT	RK817-5_BOOST RK817-5_OTG	1.5A	VCC5V_MIDU VBUS	N/A	5.0V	ON	OFF
VCC_3V3	Switch		VCC3V3_SD	Slot:4	3.3V	ON	OFF
VCC_SYS	EXT BUCK	6.0A	VDD_CPU	Slot:2A	1.025V	ON	OFF


## IO Power Domain Map

IO Domain	Pin Num	Support IO Voltage		Assignment IO Domain Voltage			Notes
		3.3V	1.8V	Supply Power Net Name	Power Source	Voltage	
PMUIO1	1P16	YES	NO	VCC3V3_PMU	VCC3V3_PMU	3.3V	
PMUIO2	1N15	YES	YES	VCC3V3_PMU	VCC3V3_PMU	3.3V	
VCCIO1	1D13	YES	YES	VCCIO_ACODEC	VCCIO_ACODEC	3.3V	
VCCIO2	1C13	YES	YES	VCCIO_FLASH	VCC_1V8	1.8V	FLASH_VOL_SEL = 1 --> VCCIO_FLASH = 1.8V
VCCIO3	1F17	YES	YES	VCCIO_SD	VCCIO_SD	3.3V	
VCCIO4	1E16	YES	YES	VCCIO4	VCC1V8_PMU	1.8V	
VCCIO5	1N5 1N6	YES	YES	VCCIO5	VCC_1V8	1.8V	
VCCIO6	1L4 1L5	YES	YES	VCCIO6	VCC1V8_DVP	1.8V	
VCCIO7	1N8	YES	YES	VCCIO7	VCC_3V3	3.3V	

# RESET Signal MAP




# Clock Map




PINE64		PINE64	
Project:	Quartz64 Model-A Schematic-20201124		
File:	Reset Map & Clock Map		
Date:	Wednesday, November 25, 2020	Rev:	V1.0
Designed by:	Daniel.J	Reviewed by:	Default
Sheet:	6	of	90


# IR Receiver




# HEATSINK / FAN



# SPDIF OUT





# Reset/PowerOn Connector





PINE64		PINE64	
Title Quartz64 Model-A Schematic-20201124			
Size Custom	Document Number IR SPDIF		Rev V1.0
Date: Tuesday, MAR 6, 2018	Sheet 6 of 33		

# I2C MAP






# UART MAP



PINE64		<b>PINE64</b>	
<b>Project:</b>	Quartz64 Model-A Schematic-20201124		
<b>File:</b>	UART Map		
<b>Date:</b>	Wednesday, November 25, 2020	<b>Rev:</b>	V1.0
<b>Designed by:</b>	Daniel.J	<b>Reviewed by:</b>	Default
<b>Sheet:</b>	8 of 99		


# RK3566\_ABCDE

## (Power&GND)




Caps should be placed under the U1000 package

Caps should be placed close to the U1000 package


 PINE64		<b>PINE64</b>	
<b>Project:</b>	Quartz64 Model-A Schematic-20201124		
<b>File:</b>	RK3566 Power & Ground		
<b>Date:</b>	Wednesday, November 25, 2020	<b>Rev:</b>	V1.0
<b>Designed by:</b>	Daniel.J	<b>Reviewed by:</b>	Default
		<b>Sheet:</b>	10 of 99

# RK3566\_F (DDR PHY)


U1000F



RE3566  
BGA565\_15R5x14R4x0R90




# DC IN&SYSTEM Power




PINE64		PINE64	
Title Quartz64 Model-A Schematic-20201124			
Size A4	Document Number DC In & System Power		Rev V1.0
Date: Tuesday, MAR 6, 2018	Sheet 11	of 33	

# RK3566\_G(OSC/PLL/PMUIO1/2)




**Note:**  
Caps of between dashed green lines and U1000 should be placed under the U1000 package.  
Other caps should be placed close to the U1000 package

# RK3566\_I (VCCIO2 Domain)





# RK3566\_J (VCCIO3 Domain)



**Note:**  
Caps of between dashed green lines and U1000 should be placed under the U1000 package

# RK3566\_U(USB3.0/SATA/QSGMII/PCIE2.0 x1)


# RK3566\_V(USB2.0 HOST)




**Note:**  
 Caps of between dashed green lines and U1000 should be placed under the U1000 package.  
 Other caps should be placed close to the U1000 package

		<b>PINE64</b>	
Project:	Quartz64 Model-A Schematic-20201124		
File:	RK3566 USB/PCIE/SATA PHY		
Date:	Wednesday, November 25, 2020	Rev:	V1.0
Designed by:	Daniel.J	Reviewed by:	Default
Sheet:	14	of	90


# RK3566\_K (VCCIO4 Domain)



# RK3566\_N (VCCIO7 Domain)




# RK3566\_O (SARADC/OTP)






## RK3566\_P(MIPI\_CSI\_RX)



## RK3566\_M(VCCIO6 Domain)




Mode	16bit	12bit	10bit	8bit
CIF_D0	D0	--	--	--
CIF_D1	D1	--	--	--
CIF_D2	D2	--	--	--
CIF_D3	D3	--	--	--
CIF_D4	D4	D0	--	--
CIF_D5	D5	D1	--	--
CIF_D6	D6	D2	D0	--
CIF_D7	D7	D3	D1	--
CIF_D8	D8	D4	D2	D0
CIF_D9	D9	D5	D3	D1
CIF_D10	D10	D6	D4	D2
CIF_D11	D11	D7	D5	D3
CIF_D12	D12	D8	D6	D4
CIF_D13	D13	D9	D7	D5
CIF_D14	D14	D10	D8	D6
CIF_D15	D15	D11	D9	D7


Support BT601 YCbCr 422 8bit input  
 Support BT656 YCbCr 422 8bit input  
 Support RAW 8/10/12bit input  
 Support BT1120 YcbCr 422 8/10/12/16bit input, single/dual-edge sampling  
 Support 2/4 mixed BT656/BT1120 YcbCr 422 8bit input

**Note:**  
 Caps of between dashed green lines and U1000  
 should be placed under the U1000 package.  
 Other caps should be placed close to the U1000 package


# RK3566\_R(MIPI\_DSI\_TX0/LVDS\_TX0)



# RK3566\_S(MIPI\_DSI\_TX1)




# RK3566\_T(eDP/DP TX)




Boxed capacitors should be placed under the U1000 package. Other caps should be placed close to the U1000 package

**Note:**  
Caps of between dashed green lines and U1000 should be placed under the U1000 package. Other caps should be placed close to the U1000 package

# RK3566\_Q(HDMI2.0 TX)



HDMI TMSD trace  
100 Ohm +10%



**Eink**

<b>Project:</b>	Quartz64 Model-A Schematic-20201124
<b>File:</b>	E-ink Interface
<b>Date:</b>	Wednesday, November 25, 2020
<b>Designed by:</b>	ZHM
<b>Rev:</b>	V1.0
<b>Sheet:</b>	17 of 33



# RK3566\_L(VCCIO5 Domain)

U1000L

## VCCIO5 Domain

Operating Voltage=1.8V/3.3V



VOP_BT1120_D0	/ SPI1_CS0_M1	/ GMAC1_TXD2_M0	/ I2S3_MCLK_M0	/ SDMMC2_D0_M1	/ GPIO3_A1_d
VOP_BT1120_D1		/ GMAC1_TXD3_M0	/ I2S3_SCLK_M0	/ SDMMC2_D1_M1	/ GPIO3_A2_d
VOP_BT1120_D2		/ GMAC1_RXD2_M0	/ I2S3_LRCK_M0	/ SDMMC2_D2_M1	/ GPIO3_A3_d
VOP_BT1120_D3		/ GMAC1_RXD3_M0	/ I2S3_SDI_M0	/ SDMMC2_D3_M1	/ GPIO3_A4_d
VOP_BT1120_D4		/ GMAC1_TXCLK_M0	/ I2S3_SDO_M0	/ SDMMC2_CMD_M1	/ GPIO3_A5_d
VOP_BT1120_CLK		/ GMAC1_RXCLK_M0	/ I2S3_SDI_M0	/ SDMMC2_CLK_M1	/ GPIO3_A6_d
VOP_BT1120_D5		/ GMAC1_RXCLK_M0	/ I2S3_SDO_M0	/ SDMMC2_D0_M1	/ GPIO3_A7_d
VOP_BT1120_D6	/ ETH1_REFCLKO_25M_M0	/ GMAC1_RXD0_M0	/ UART4_RX_M1	/ SDMMC2_PWREN_M1	/ GPIO3_B0_d
PWM8_M0		/ GMAC1_RXD1_M0	/ UART4_TX_M1		/ GPIO3_B1_d
PWM9_M0		/ GMAC1_RXDV_CRS_M0			/ GPIO3_B2_d
VOP_BT1120_D9	/ I2C5_SCL_M0	/ GMAC1_RXDV_CRS_M0	/ PDM_SDI0_M2		/ GPIO3_B3_d
VOP_BT1120_D10	/ I2C5_SDA_M0	/ GMAC1_TXD0_M0	/ PDM_SDI1_M2		/ GPIO3_B4_d
PWM10_M0		/ GMAC1_TXD1_M0			/ GPIO3_B5_d
PWM11_IR_M0		/ GMAC1_TXEN_M0	/ UART3_TX_M1		/ GPIO3_B6_d
PWM12_M0		/ GMAC1_TXEN_M0	/ PDM_SDI2_M2		/ GPIO3_B7_d
PWM13_M0		/ GMAC1_MCLKINOUT_M0	/ UART3_RX_M1	/ PDM_SDI3_M2	/ GPIO3_C0_d
VOP_BT1120_D13	/ SPI1_MOSI_M1	/ PCIE20_PERSTn_M1	/ I2S1_SDO2_M2		/ GPIO3_C1_d
VOP_BT1120_D14	/ SPI1_MISO_M1	/ UART5_TX_M1	/ I2S1_SDO3_M2		/ GPIO3_C2_d
VOP_BT1120_D15	/ SPI1_CLK_M1	/ UART5_RX_M1	/ I2S1_SCLK_RX_M2		/ GPIO3_C3_d
PWM14_M0	/ VOP_PWM_M1	/ GMAC1_MDC_M0	/ UART7_TX_M1	/ PDM_CLK1_M2	/ GPIO3_C4_d
PWM15_IR_M0	/ SPDIF_TX_M1	/ GMAC1_MDIO_M0	/ UART7_RX_M1	/ I2S1_LRCK_RX_M2	/ GPIO3_C5_d



RK3566  
BGA565\_15R5x14R4x0R90

**Note:**  
Caps of between dashed green lines and U1000 should be placed under the U1000 package

WORK\_LED  
DIY\_LED



PINE64		PINE64	
Project:	Quartz64 Model-A Schematic-20201124		
File:	RK3566 RGMII Interface		
Date:	Wednesday, November 25, 2020	Rev:	V1.0
Designed by:	Daniel.J	Reviewed by:	Default
Sheet:	18 of 99		

# RK3566\_H(VCCIO1 Domain)



U1000H

## VCCIO1 Domain

Operating Voltage=1.8V/3.3V

	/ I2C3_SDA_M0	/ UART3_RX_M0	/ AUDIOPWM_LOUT_p	/ GPIO1_A0_u
	/ I2C3_SCL_M0	/ UART3_TX_M0	/ AUDIOPWM_LOUT_n	/ GPIO1_A1_u
SCR_CLK	/ I2S1_MCLK_M0	/ UART3_RTSn_M0		/ GPIO1_A2_d
SCR_IO	/ I2S1_SCLK_TX_M0	/ UART3_CTSn_M0		/ GPIO1_A3_d
	I2S1_SCLK_RX_M0	/ UART4_RX_M0	/ PDM_CLK1_M0	/ SPDIF_TX_M0
				/ GPIO1_A4_d
SCR_RST	/ I2S1_LRCK_TX_M0	/ UART4_RTSn_M0		/ GPIO1_A5_d
	I2S1_LRCK_RX_M0	/ UART4_TX_M0	/ PDM_CLK0_M0	/ AUDIOPWM_ROUT_p
				/ GPIO1_A6_d
SCR_DET	/ I2S1_SDO0_M0	/ UART4_CTSn_M0	/ AUDIOPWM_ROUT_n	/ GPIO1_A7_d
	I2S1_SDO1_M0	/ I2S1_SDI3_M0	/ PDM_SDI3_M0	/ PCIE20_CLKREOn_M2
				/ GPIO1_B0_d
	I2S1_SDO2_M0	/ I2S1_SDI2_M0	/ PDM_SDI2_M0	/ PCIE20_WAKEn_M2
				/ GPIO1_B1_d
	I2S1_SDO3_M0	/ I2S1_SDI1_M0	/ PDM_SDI1_M0	/ PCIE20_PERSTn_M2
				/ GPIO1_B2_d
		I2S1_SDI0_M0	/ PDM_SDI0_M0	/ GPIO1_B3_d

RK3566  
BGA565\_15R5x14R4x0R90




**Note:**  
Caps of between dashed green lines and U1000 should be placed under the U1000 package


PINE64		<b>PINE64</b>	
<b>Project:</b>	Quartz64 Model-A Schematic-20201124		
<b>File:</b>	RK3566 Audio Interface		
<b>Date:</b>	Wednesday, November 25, 2020	<b>Rev:</b>	V1.0
<b>Designed by:</b>	Daniel.J	<b>Reviewed by:</b>	Default
	<b>Sheet:</b>	19 of 99	

- << I2CO\_SCL\_PMIC
- << I2CO\_SDA\_PMIC
- << PMIC\_INT\_L
- << PMIC\_SLEEP\_H
- << PMIC\_PWRON
- << RESETn
- << PMIC\_32KOUT\_WIFI
- << I2S1\_MCLK\_MO\_RK817
- << I2S1\_SCLK\_TX\_MO\_RK817
- << I2S1\_LRCK\_TX\_MO\_RK817
- << I2S1\_SD00\_MO\_RK817
- << I2S1\_SDIO\_M0/PDM\_SDIO\_M0\_RK817
- << PDM\_CLK0\_MO\_RK817
- << HPL\_OUT
- << HP\_SNS
- << HPR\_OUT
- << SPKN\_OUT
- << SPKP\_OUT
- << MIC1\_IN
- << MIC2\_IN
- << RST\_KEY


## PMIC RK817 DCDC




## PMIC RK817 LDO




## PMIC RK817 Management



## PMIC RK817 CODEC



# VDD\_CPU\_EXT






		<b>PINE64</b>	
<b>Project:</b>	Quartz64 Model-A Schematic-20201124		
<b>File:</b>	Power DC IN		
<b>Date:</b>	Wednesday, November 25, 2020	<b>Rev:</b>	V1.0
<b>Designed by:</b>	Daniel.J	<b>Reviewed by:</b>	Default
<b>Sheet:</b>	22	<b>of</b>	90

# Flash Power Manage

←FLASH\_VOL\_SEL



	VCCIO2 domain voltage: Recommend voltage value (VCCIO_FLASH)	FLASH_VOL_SEL state decided to VCCIO2 domain IO driven by default
eMMC	1.8V	FLASH_VOL_SEL --> Logic=H
Nand flash	Default 3.3V, Adjust according to demand 1.8V	FLASH_VOL_SEL --> Logic=L(Default)
SPI flash	Default 3.3V, Adjust according to demand 1.8V	FLASH_VOL_SEL --> Logic=L(Default)




Note:  
 FLASH\_VOL\_SEL state decided  
 to VCCIO2 domain IO driven by default  
 Logic=L: 3.3V IO driven  
 Logic=H: 1.8V IO driven







		<b>PINE64</b>	
<b>Project:</b>	Quartz64 Model-A Schematic-20201124		
<b>File:</b>	Flash Power Manage		
<b>Date:</b>	Wednesday, November 25, 2020	<b>Rev:</b>	V1.0
<b>Designed by:</b>	Daniel.J	<b>Reviewed by:</b>	Default
		<b>Sheet:</b>	23 of 99





		<h1>PINE64</h1>	
<b>Project:</b>	Quartz64 Model-A Schematic-20201124		
<b>File:</b>	E-Ink Interface		
<b>Date:</b>	Wednesday, November 25, 2020	<b>Rev:</b>	V1.0
<b>Designed by:</b>	ZHM	<b>Reviewed by:</b>	<Checker>
<b>Sheet:</b>	24 of 33		




# VCC5V0\_USB



Note:  
USB3.0信号的ESD不能随便换掉  
如需换那么必须选择相同的规格。  
 $C_j \leq 0.4pF$


USB2.0 HOST2


USB3.0 HOST1




USB2.0 HOST2


USB2.0 HOST3










PINE64		PINE64	
Title Quartz64 Model-A Schematic-20201124			
Size B	Document Number	Rev V1.0	
Date:	Sheet 29	of 33	



PINE64		PINE64	
Title Quartz64 Model-A Schematic-20201124			
Size A	Document Number CAMERA		Rev V1.0
Date:	Sheet	30	of 33


>>FSPI\_CLK/FLASH\_ALE 14,28  
 >>FSPI\_D0/FLASH\_RDY 14,28  
 >>FSPI\_D1/FLASH\_RDn 14,28  
 >>eMMC\_RSTn/FSPI\_D2/FLASH\_WPn 14,27,28  
 >>FSPI\_D3/FLASH\_CS1n 14,28  
 >>FSPI\_CS0n/FLASH\_CS0n 14,28

default VCC = 1.8V



PINE64		<b>PINE64</b>	
<b>Project:</b>	Quartz64 Model-A Schematic-20201124		
<b>File:</b>	Flash SPI NOR		
<b>Date:</b>	Wednesday, November 25, 2020	<b>Rev:</b>	V1.0
<b>Designed by:</b>	Daniel.J	<b>Reviewed by:</b>	Default
<b>Sheet:</b>	31	<b>of</b>	97


# eDP Panel





PINE64		PINE64	
Title Quartz64 Model-A Schematic-20201124			
Size A4	Document Number LCD EDP		Rev V1.0
Date: Tuesday, MAR 6, 2018	Sheet 32	of 32	

# MIPI Panel

## BACKLIGHT





## biasing circuit









PINE64		PINE64	
Title Quartz64 Model-A Schematic-20201124			
Size B	Document Number LCD MIPI	Rev V1.0	
Date:	Sheet	33	of






# Touch Panel connector



PINE64		PINE64	
Title Quartz64 Model-A Schematic-20201124			
Size A	Document Number TP PORT		Rev V1.0
Date:	Sheet 34 of		






RSMII Power Source	CFG_EXT	CFG_LDO1[1:0]
External 3.3V	1'b1	2'b00
External 1.8V (default)	1'b1	2'b10
Internal 1.8V	1'b0	2'b10





>>eMMC\_D0/FLASH\_D0  
 >>eMMC\_D1/FLASH\_D1  
 >>eMMC\_D2/FLASH\_D2  
 >>eMMC\_D3/FLASH\_D3  
 >>eMMC\_D4/FLASH\_D4  
 >>eMMC\_D5/FLASH\_D5  
 >>eMMC\_D6/FLASH\_D6  
 >>eMMC\_D7/FLASH\_D7

<<eMMC\_CMD/FLASH\_WRn  
 >>eMMC\_CLKOUT/FLASH\_DQS

<<eMMC\_DATA\_STROBE/FLASH\_CLE



Note: Reserve PAD for Update.



		<b>PINE64</b>	
<b>Project:</b>	Quartz64 Model-A Schematic-20201124		
<b>File:</b>	Flash eMMC Flash		
<b>Date:</b>	Wednesday, November 25, 2020	<b>Rev:</b>	V1.0
<b>Designed by:</b>	Daniel.J	<b>Reviewed by:</b>	Default
		<b>Sheet:</b>	40 of 99

<<PCI20\_TXP 15  
>>PCI20\_TXN 15

<<PCI20\_RXP 15  
>>PCI20\_RXN 15


<<PCI20\_REFCLKP 15  
>>PCI20\_REFCLCN 15

<<PCI20\_CLKREQ\_M2 20  
>>PCI20\_MAKEN\_M2 20  
>>PCI20\_PERSTn\_M2 20




Option

<<PCI20\_PRESENT\_L\_GP100\_A6 19  
>>PCI20\_PWREN\_H\_GP100\_C2 13

### PCIe2.0 x 1 (x4 Slot)




10W Slot: 25W Slot: 25W Slot:  
12V 0.5Amax 12V 2.1Amax 12V 5.5Amax  
3.3V 3Amax 3.3V 3Amax 3.3V 3Amax  
3.3Vaux 0.375Amax



VCCIO\_ACODDEC 3.3V default  
VCCIO\_ACODDEC 3.3V default  
VCCIO\_ACODDEC 3.3V default  
3.3V  
VCCIO\_ACODDEC 3.3V default


PCI20\_CLKREQ\_M2 R8200 1 2 OR 5% R0402  
PCI20\_MAKEN\_M2 R8201 1 2 OR 5% R0402  
PCI20\_PERSTn\_M2 R8202 1 2 OR 5% R0402  
PCI20\_PRESENT\_L\_GP100\_A6 R8204 1 2 OR 5% R0402  
PCI20\_REFCLKP R8210 1 2 OR 5% R0201  
PCI20\_REFCLCN R8211 1 2 OR 5% R0201

Clock --> PCIe2.0 CON







VCC3V3\_SD




Close to MicroSD Card




J4200  
TFP09-2-12B  
TF9\_TFP09-2-12B

### MicroSD Card








		<b>PINE64</b>	
<b>Project:</b>	Quartz64 Model-A Schematic-20201124		
<b>File:</b>	Flash MicroSD Card		
<b>Date:</b>	Wednesday, November 25, 2020	<b>Rev:</b>	V1.0
<b>Designed by:</b>	Daniel.J	<b>Reviewed by:</b>	Default
		<b>Sheet:</b>	42 of 99

>>HDMI\_TX2P\_PORT  
 >>HDMI\_TX2N\_PORT  
 >>HDMI\_TX1P\_PORT  
 >>HDMI\_TX1N\_PORT  
 >>HDMI\_TX0P\_PORT  
 >>HDMI\_TX0N\_PORT  
 >>HDMI\_TXCLKP\_PORT  
 >>HDMI\_TXCLKN\_PORT  
 <<HDMI\_TX\_SCL  
 <<HDMI\_TX\_SDA  
 <<HDMI\_TX\_CEC\_M0  
 <<HDMI\_TX\_HPDIN




$C_j \leq 0.4\text{pF}$




		<b>PINE64</b>	
<b>Project:</b>	Quartz64 Model-A Schematic-20201124		
<b>File:</b>	VO Digital Video Out		
<b>Date:</b>	Wednesday, November 25, 2020	<b>Rev:</b>	V1.0
<b>Designed by:</b>	Daniel.J	<b>Reviewed by:</b>	Default
		<b>Sheet:</b>	50 of 99

# SDIO WIFI/BT Module-1T1R




Note:  
VBAT voltage range:3.0V~4.8V,  
Supply current at least 400mA




		<b>PINE64</b>	
<b>Project:</b>	Quartz64 Model-A Schematic-20201124		
<b>File:</b>	Wifi/BT SDIO Module Connection		
<b>Date:</b>	Wednesday, November 25, 2020	<b>Rev:</b>	V1.0
<b>Designed by:</b>	Linus.Lin	<b>Reviewed by:</b>	
		<b>Sheet:</b>	61 of 99

- >> HPL\_OUT
- >> HP\_SNS
- >> HPR\_OUT
- >> SPKN\_OUT
- >> SPKP\_OUT
- >> MIC1\_IN
- >> MIC2\_IN
- >> HP\_DET\_L\_GPIO3\_A1
- >> SARADC\_VIN2\_HP\_HOOK


# MIC




# SPK



# Headphone




 PINE64		<b>PINE64</b>	
<b>Project:</b>	Quartz64 Model-A Schematic-20201124		
<b>File:</b>	Audio Port/Single Speaker		
<b>Date:</b>	Wednesday, November 25, 2020	<b>Rev:</b>	V1.0
<b>Designed by:</b>	Daniel.J	<b>Reviewed by:</b>	Default
		<b>Sheet:</b>	70 of 99




```

17 I2C2_SCL_M0 << I2C2_SCL_M0 R9003 1 2 0R 5% I2C2_SCL_SEN
R0402
17 I2C2_SDA_M0 << I2C2_SDA_M0 R9004 1 2 0R 5% I2C2_SDA_SEN
R0402
GSENSOR_INT_L_GPIO3_B0 >>


```





 PINE64		<b>PINE64</b>	
<b>Project:</b>	Quartz64 Model-A Schematic-20201124		
<b>File:</b>	Sensor		
<b>Date:</b>	Wednesday, November 25, 2020	<b>Rev:</b>	V1.0
<b>Designed by:</b>	Daniel.J	<b>Reviewed by:</b>	Default
		<b>Sheet:</b>	90 of 99

# Page of Accessories

## PCB Mark Point




## Heatsink



## Heatsink

When use socket,  
NO Heatsink holes is reserved.

 PINE64		PINE64	
<b>Project:</b>	Quartz64 Model-A Schematic-20201124		
<b>File:</b>	Mark/Hole/Heatsink		
<b>Date:</b>	Wednesday, November 25, 2020	<b>Rev:</b>	V1.0
<b>Designed by:</b>	Daniel.J	<b>Reviewed by:</b>	Default
		<b>Sheet:</b>	99 of 99