



PineNote Schematics v1.1


Main Functions Introduction

- 1) PMIC: RK817-5+Charger+DiscretePower
- 2) RAM: LPDDR4 1x32Bit(Default: 4GB)
- 3) ROM: eMMC5.1(Default: 128GB)
- 4) Support: Support: 1 x USB2.0 OTG
- 5) Support: 8Bit/16Bit E-Paper
- 6) Support: a/b/g/n/ac WIFI, BT5.0
- 7) Support: Gyroscope-sensor G-sensor M-sensor PS-sensor
- 8) Support: Speaker out(1.3W@8ohm)


PINE64		PINE64	
Project:	PineNote Mainboard Schematic-20210726		
File:	00.Cover Page		
Date:	Monday, July 26, 2021	Rev:	V1.1
Designed by:	<designer>	Reviewed by:	<Checker>
	Sheet:	0 of 99	

Revision History


<i>Version</i>	<i>Date</i>	<i>By</i>	<i>Change Dscription</i>	<i>Approved</i>
V0.1	2020-10-26	ZHM	1: Revision preliminary version	
V1.1	2021-07-26	Pine64	1: PineNote schematic released	

 PINE64		PINE64		
Project:	PineNote Mainboard Schematic-20210726			
File:	02.Revision History			
Date:	Monday, July 26, 2021	Rev:	V1.1	
Designed by:	Daniel.J	Reviewed by:	Default	Sheet: 2 of 99

RK3566 Ref Block Diagram




Power Diagram



Power Sequence

& Power Path assignment




Power Source	PMIC Channel	Supply Limit	Power Supply Name	Time Slot	Default Voltage	Work Status	Sleep Status
VCC_SYS	RK817-5_BUCK1	2.5A	VDD_LOGIC	Slot:1	0.9V	ON	ON
VCC_SYS	RK817-5_BUCK2	2.5A	VDD_NPU,VDD_GPU	Slot:2	0.9V	ON	OFF
VCC_SYS	RK817-5_BUCK3	1.5A	VCC_DDR	Slot:3	ADJ FB=0.8V	ON	ON
VCC_SYS	RK817-5_BUCK4	1.5A	VCC_3V3	Slot:4	3.3V	ON	OFF
VCC_SYS	RK817-5_LDO1	0.4A	VCCA1V8_PMU	Slot:2	1.8V	ON	ON
	RK817-5_LDO2	0.4A	VDDA_0V9	Slot:1	0.9V	ON	OFF
	RK817-5_LDO3	0.1A	VDDA0V9_PMU	Slot:1	0.9V	ON	ON
VCC_SYS	RK817-5_LDO4	0.4A	VCCIO_ACODEC	N/A	1.8V	ON	OFF
	RK817-5_LDO5	0.4A	VCCIO_SD	Slot:4	3.3V	ON	OFF
	RK817-5_LDO6	0.4A	VCC3V3_PMU	Slot:2	3.3V	ON	ON
VCC_SYS	RK817-5_LDO7	0.4A	VCC_1V8	Slot:2	1.8V	ON	OFF
	RK817-5_LDO8	0.4A	VCC1V8_DVP	N/A	1.8V	ON	OFF
	RK817-5_LDO9	0.4A	VCC2V8_DVP	N/A	2.8V	ON	OFF
VCC_BAT	RK817-5_RESETh			Slot:4+5			
VCC_BAT	RK817-5_BOOST RK817-5_OTG	1.5A	VCC5V_MIDU VBUS	N/A	5.0V	ON	OFF
VCC_3V3	Switch		VCC3V3_SD	Slot:4	3.3V	ON	OFF
VCC_SYS	EXT BUCK	6.0A	VDD_CPU	Slot:2A	1.025V	ON	OFF

IO Power Domain Map


Refer to the actual design!

IO Domain	Pin Num	Support IO Voltage		Assignment IO Domain Voltage			Notes
		3.3V	1.8V	Supply Power Net Name	Power Source	Voltage	
PMUIO1	1P16	YES	NO	VCC3V3_PMU	VCC3V3_PMU	3.3V	
PMUIO2	1N15	YES	YES	VCC3V3_PMU	VCC3V3_PMU	3.3V	
VCCIO1	1D13	YES	YES	VCCIO_ACODEC	VCCIO_ACODEC	3.3V	
VCCIO2	1C13	YES	YES	VCCIO_FLASH	VCC_1V8	1.8V	FLASH_VOL_SEL = 1 --> VCCIO_FLASH = 1.8V
VCCIO3	1F17	YES	YES	VCCIO_SD	VCCIO_SD	3.3V	
VCCIO4	1E16	YES	YES	VCCIO4	VCC1V8_PMU	1.8V	
VCCIO5	1N5 1N6	YES	YES	VCCIO5	VCC_3V3	3.3V	
VCCIO6	1L4 1L5	YES	YES	VCCIO6	VCC_3V3	3.3V	
VCCIO7	1N8	YES	YES	VCCIO7	VCC1V8_DVP	1.8V	

RESET Signal MAP





Clock Map





PINE64		PINE64	
Project:	PineNote Mainboard Schematic-20210726		
File:	06.Reset Map/Clock Map		
Date:	Monday, July 26, 2021	Rev:	V1.1
Designed by:	Daniel.J	Reviewed by:	Default
Sheet:	6	of	90


I2C MAP




UART MAP



PINE64		PINE64	
Project:	PineNote Mainboard Schematic-20210726		
File:	08.UART Map		
Date:	Monday, July 26, 2021	Rev:	V1.1
Designed by:	Daniel.J	Reviewed by:	Default
		Sheet:	8 of 90



RK3566_ABCDE (Power&GND)





Caps should be placed under the U1000 package

Caps should be placed close to the U1000 package



		PINE64	
Project:	PineNote Mainboard Schematic-20210726		
File:	10.RK3566_Power/GND		
Date:	Monday, July 26, 2021	Rev:	V1.1
Designed by:	Daniel.J	Reviewed by:	Default
		Sheet:	10 of 99


RK3566_F (DDR PHY)



Note: Sequences can not be swap


Note:
Except DDR3, other DQ sequences
can not be swap

	VDDQ	VDDQL
DDR3L	1.35V	1.35V
DDR3	1.50V	1.50V
DDR4	1.20V	1.20V
LPDDR3	1.20V	1.20V
LPDDR4	1.10V	1.10V
LPDDR4X	1.10V	0.60V



Caps should be placed under
the U1000 package



RK3566_G(OSC/PLL/PMUIO1/2)



PMUIO1 Domain		Operating Voltage=3.3V Only	
REFCLK_OUT	GPIO0_A0_d	1P18	WIFI_PWR
TSADC_SHUT_W0	GPIO0_A1_d	1R20	TSADC_SHUT_M0
TSADC_SHUT_ORG	GPIO0_A2_d	1P19	PMIC_SLEEP_H
TSADC_SHUT_W1	GPIO0_A3_d	1R19	PMIC_INT
SDMMC0_DET	GPIO0_A4_d	AF37	USB_CC_INT
SDMMC0_PWREN	GPIO0_A5_d	AG37	TP_RST_L
SATA_MP_SWITCH	GPIO0_A6_d	AJ38	TP_INT_L
PCIEAD_C1AR0n_M0	GPIO0_A7_d	AF38	FLASH_VOL_SEL
SATA_CP_FOD			
GPU_PWREN			
FLASH_VOL_SEL	GPIO0_A7_H		



PMUIO2 Domain		Operating Voltage=1.8V/3.3V	
CLK32K_IN	GPIO0_B0_H	1T20	PMIC_32KOUT_SOC
I2C0_SCL	GPIO0_B1_H	AJ37	I2C0_SCL_PMIC
I2C0_SDA	GPIO0_B2_H	AK38	I2C0_SDA_PMIC
I2C1_SCL	GPIO0_B3_H	AK37	I2C1_SCL_PEN
I2C1_SDA	GPIO0_B4_H	AN38	I2C1_SDA_PEN
PCIE20_BUTTONENn	GPIO0_B5_H	1U20	BLR_PCI_INT
PCIE20_WAKEN_M0	GPIO0_B6_H	1R16	PEN_IRQ_L
PCIE20_PERSnH_M0	GPIO0_B7_H	1R17	RINK_BL_PWM
SPI0_CS1_M0	GPIO0_C0_d	1T19	TP_PWR_EN_H
SPI0_CS2_M0	GPIO0_C1_d	1R18	WFEN_RES
SPI0_CS0_M0	GPIO0_C2_d	AM37	HOST_WAKE_BT_H
SPI0_CS3_M0	GPIO0_C3_d	AN37	BT_WAKE_HOST_H
SPI0_CS4_M0	GPIO0_C4_d	AN38	BT_REG_ON_H
SPI0_CS5_M0	GPIO0_C5_d	1U19	WIFI_WAKE_HOST_H
SPI0_CS6_M0	GPIO0_C6_d	1T18	WIFI_REG_ON_H
SPI0_CS7_M0	GPIO0_C7_d	1V20	HALL_INT_L
HDMI1X_CEC_M1	GPIO0_D0_H	1V19	UART2_RX_M0_DEBUG
UART0_RX	GPIO0_D1_H	1U18	UART2_TX_M0_DEBUG
UART0_TX			
EDP_HDDIN_M1			
VOP_PWM_M0			
SEI0_CS1_M0			
SEI0_CS2_M0			
SEI0_CS0_M0			
HDMI1X_CEC_M1			
UART0_CTSn			
UART2_RX_M0			
UART2_TX_M0			

PMUIO1/2/OSC Domain Logic Power		Operating Voltage=0.9V	
PMUIO1		1P16	VCC3V3_PMU
PMUIO2		1N15	VCC3V3_PMU
PMU_VDD_LOGIC_0V9		1N16	VDDA0V9_PMU




Note:
Caps of between dashed green lines and U1000 should be placed under the U1000 package.
Other caps should be placed close to the U1000 package


RK3566_I (VCCIO2 Domain)



RK3566_J (VCCIO3 Domain)





Note:
Caps of between dashed green lines and U1000 should be placed under the U1000 package



PINE64		PINE64	
Project:	PineNote Mainboard Schematic-20210726		
File:	13.RK3566_Flash/SD Controller		
Date:	Monday, July 26, 2021	Rev:	V1.1
Designed by:	Daniel.J	Reviewed by:	Default
Sheet:	13 of 90	Sheet:	13 of 90

RK3566_U(USB3.0/SATA/QSGMII/PCIe2.0 x1)


RK3566_V(USB2.0 HOST)




Note:
 Caps of between dashed green lines and U1000 should be placed under the U1000 package. Other caps should be placed close to the U1000 package.

		PINE64	
Project:	PineNote Mainboard Schematic-20210726		
File:	14.RK3566_USB/PCIe/SATA PHY		
Date:	Monday, July 26, 2021	Rev:	V1.1
Designed by:	Daniel.J	Reviewed by:	Default
Sheet:	14 of 90		

RK3566_P(MIPI_CSI_RX)




RK3566_M(VCCIO6 Domain)




Note:
Caps of between dashed green lines and U1000 should be placed under the U1000 package. Other caps should be placed close to the U1000 package


RK3566_R(MIPI_DSI_TX0/LVDS_TX0)




RK3566_S(MIPI_DSI_TX1)



RK3566_T(eDP/DP TX)



RK3566_Q(HDMI2.0 TX)



RK3566_L(VCCIO5 Domain)





U1000L

VCCIO5 Domain


Operating Voltage=1.8V/3.3V

VOP_BT1120_D0	/ SPI1_CS0_M1			/ SDMMC2_D0_M1	/ GPIO3_A1_d
VOP_BT1120_D1		/ GMAC1_TXD2_M0	/ I2S3_MCLK_M0	/ SDMMC2_D1_M1	/ GPIO3_A2_d
VOP_BT1120_D2		/ GMAC1_TXD3_M0	/ I2S3_SCLK_M0	/ SDMMC2_D2_M1	/ GPIO3_A3_d
VOP_BT1120_D3		/ GMAC1_RXD2_M0	/ I2S3_LRCK_M0	/ SDMMC2_D3_M1	/ GPIO3_A4_d
VOP_BT1120_D4		/ GMAC1_RXD3_M0	/ I2S3_SDO_M0	/ SDMMC2_CMD_M1	/ GPIO3_A5_d
VOP_BT1120_CLK		/ GMAC1_TXCLK_M0	/ I2S3_SDI_M0	/ SDMMC2_CLK_M1	/ GPIO3_A6_d
VOP_BT1120_D5		/ GMAC1_RXCLK_M0		/ SDMMC2_DET_M1	/ GPIO3_A7_d
VOP_BT1120_D6		/ ETH1_REFCLK0_25M_M0		/ SDMMC2_PWREN_M1	/ GPIO3_B0_d
PWM8_M0	/ VOP_BT1120_D7	/ GMAC1_RXD0_M0	/ UART4_RX_M1		/ GPIO3_B1_d
PWM9_M0	/ VOP_BT1120_D8	/ GMAC1_RXD1_M0	/ UART4_TX_M1		/ GPIO3_B2_d
	VOP_BT1120_D9	/ I2C5_SCL_M0	/ GMAC1_RXDV_CRS_M0	/ PDM_SDI0_M2	/ GPIO3_B3_d
	VOP_BT1120_D10	/ I2C5_SDA_M0	/ GMAC1_RXER_M0	/ PDM_SDI1_M2	/ GPIO3_B4_d
PWM10_M0	/ VOP_BT1120_D11	/ I2C3_SCL_M1	/ GMAC1_TXD0_M0		/ GPIO3_B5_d
PWM11_IR_M0	/ VOP_BT1120_D12	/ I2C3_SDA_M1	/ GMAC1_TXD1_M0		/ GPIO3_B6_d
PWM12_M0		/ GMAC1_TXEN_M0	/ UART3_TX_M1	/ PDM_SDI2_M2	/ GPIO3_B7_d
PWM13_M0		/ GMAC1_MCLKINOUT_M0	/ UART3_RX_M1	/ PDM_SDI3_M2	/ GPIO3_C0_d
VOP_BT1120_D13	/ SPI1_MOSI_M1		/ PCIE20_PERSTn_M1	/ I2S1_SDO2_M2	/ GPIO3_C1_d
VOP_BT1120_D14	/ SPI1_MISO_M1		/ UART5_TX_M1	/ I2S1_SDO3_M2	/ GPIO3_C2_d
VOP_BT1120_D15	/ SPI1_CLK_M1		/ UART5_RX_M1	/ I2S1_SCLK_RX_M2	/ GPIO3_C3_d
PWM14_M0	/ VOP_PWM_M1	/ GMAC1_MDC_M0	/ UART7_TX_M1	/ PDM_CLK1_M2	/ GPIO3_C4_d
PWM15_IR_M0	/ SPDIF_TX_M1	/ GMAC1_MDIO_M0	/ UART7_RX_M1	/ I2S1_LRCK_RX_M2	/ GPIO3_C5_d

RK3566
BGAS65_15R50X14R40XR90



Note:
Caps of between dashed green lines and U1000 should be placed under the U1000 package




PINE64		PINE64	
Project:	PineNote Mainboard Schematic-20210726		
File:	18.RK3566_VO Interface_2		
Date:	Monday, July 26, 2021	Rev:	V1.1
Designed by:	Daniel.J	Reviewed by:	Default
Sheet:	18	of	99

RK3566_H(VCCIO1 Domain)


U1000H

VCCIO1 Domain
Operating Voltage=1.8V/3.3V


	/ I2C3_SDA_M0	/ UART3_RX_M0	/ AUDIOPWM_LOUT_p	/ GPIO1_A0_u	A22	
	/ I2C3_SCL_M0	/ UART3_TX_M0	/ AUDIOPWM_LOUT_n	/ GPIO1_A1_u	B22	
SCR_CLK	/ I2S1_MCLK_M0	/ UART3_RTSn_M0		/ GPIO1_A2_d	A23	
SCR_IO	/ I2S1_SCLK_TX_M0	/ UART3_CTSn_M0		/ GPIO1_A3_d	B23	
	/ I2S1_SCLK_RX_M0	/ UART4_RX_M0	/ PDM_CLK1_M0	/ SPDIF_TX_M0	/ GPIO1_A4_d	1A13
SCR_RST	/ I2S1_LRCK_TX_M0	/ UART4_RTSn_M0		/ GPIO1_A5_d	B24	
	/ I2S1_LRCK_RX_M0	/ UART4_TX_M0	/ PDM_CLK0_M0	/ AUDIOPWM_ROUT_p	/ GPIO1_A6_d	1A14
SCR_DET	/ I2S1_SDO0_M0	/ UART4_CTSn_M0		/ GPIO1_A7_d	B25	
	/ I2S1_SDO1_M0	/ I2S1_SDI3_M0	/ PDM_SDI3_M0	/ PCIE20_CLKREQn_M2	/ GPIO1_B0_d	1B13
	/ I2S1_SDO2_M0	/ I2S1_SDI2_M0	/ PDM_SDI2_M0	/ PCIE20_WAKEn_M2	/ GPIO1_B1_d	A26
	/ I2S1_SDO3_M0	/ I2S1_SDI1_M0	/ PDM_SDI1_M0	/ PCIE20_PERSTn_M2	/ GPIO1_B2_d	B26
		/ I2S1_SDI0_M0	/ PDM_SDI0_M0		/ GPIO1_B3_d	1B14



VCCIO_ACODEC






MX3566
BDA565_15R50X14R40X0R90






Note:
Caps of between dashed green lines and U1000 should be placed under the U1000 package

		PINE64	
Project:	PineNote Mainboard Schematic-20210726		
File:	19.RK3566_Audio Interface		
Date:	Monday, July 26, 2021	Rev:	V1.1
Designed by:	Daniel.J	Reviewed by:	Default
		Sheet:	19 of 99




EDP



PINE64		PINE64	
Project:	PineNote Mainboard Schematic-20210726		
File:	20.POWER-EINK		
Date:	Monday, July 26, 2021	Rev:	V1.1
Designed by:	ZHM	Sheet:	20 of 90

- I2C0_SCL_PMIC
- I2C0_SDA_PMIC
- VIOC_INT
- PMIC_SLEEP_H
- PMIC_SLEEP_PMIC
- WDT_KEY
- PMIC_PMON
- RESET_SOC
- PMIC_32KOUT_WIFI
- PMIC_32KOUT_SOC
- I2S1_MCLK_NO_RK817
- I2S1_SCLK_TX_NO_RK817
- I2S1_LACK_TX_NO_RK817
- I2S1_SDOO_NO_RK817
- SPK_P_L
- SPK_P_L
- I2S1_EDIO_NO/PDM_EDIO_NO_RK817
- PDM_CLKO_NO_RK817
- RPL_OUT
- RPR_OUT


PMIC RK817 DCDC





DDR4	1.2V	62K 1%
LPDDR4/4x	1.1V	47K 1%
DDR3	1.53V	110K 1%
DDR3L	1.35V	82K 1%
LPDDR3	1.25V	68K 1%

Default: 1.1V


PMIC RK817 LDO



PMIC RK817 Management




PMIC RK817 CODEC




>>> I2CO_SCL_PMIC
 <<< I2CO_SDA_PMIC
 >>> PMIC_SLEEP_H

VDD_CPU_EXT



Feedback from RK3566





		PINE64	
Project:	PineNote Mainboard Schematic-20210726		
File:	22.Power_other		
Date:	Monday, July 26, 2021	Rev:	V1.1
Designed by:	Daniel.J	Reviewed by:	Default
		Sheet:	22 of 99

Flash Power Manage










← FLASH_VOL_SEL

	VCCIO2 domain voltage: Recommend voltage value (VCCIO_FLASH)	FLASH_VOL_SEL state decided to VCCIO2 domain IO driven by default
eMMC	1.8V	FLASH_VOL_SEL --> Logic=H
Nand flash	Default 3.3V, Adjust according to demand 1.8V	FLASH_VOL_SEL --> Logic=L(Default)
SPI flash	Default 3.3V, Adjust according to demand 1.8V	FLASH_VOL_SEL --> Logic=L(Default)




Note:
 FLASH_VOL_SEL state decided
 to VCCIO2 domain IO driven by default
 Logic=L: 3.3V IO driven
 Logic=H: 1.8V IO driven

		PINE64	
Project:	PineNote Mainboard Schematic-20210726		
File:	23.Power_Flash Power Manage		
Date:	Monday, July 26, 2021	Rev:	V1.1
Designed by:	Daniel.J	Reviewed by:	Default
Sheet:	23 of 99		



		PINE64	
Project:	PineNote Mainboard Schematic-20210726		
File:	25.USB Port-4G		
Date:	Monday, July 26, 2021	Rvw:	V1.1
Designed by:	Daniel.L	Reviewed by:	Default
		Sheet:	25 of 99






PINE64		PINE64	
Project:	PineNote Mainboard Schematic-20210726		
File:	38.DRAM-LPDDR4X_1X32bit_200P		
Date:	Monday, July 26, 2021	Rev:	V1.1
Designed by:	Daniel.J	Reviewed by:	Default
		Sheet:	38 of 90

- >>eMMC_D0/FLASH_D0
- >>eMMC_D1/FLASH_D1
- >>eMMC_D2/FLASH_D2
- >>eMMC_D3/FLASH_D3
- >>eMMC_D4/FLASH_D4
- >>eMMC_D5/FLASH_D5
- >>eMMC_D6/FLASH_D6
- >>eMMC_D7/FLASH_D7
- >>eMMC_CMD/FLASH_WRn
- >>eMMC_CLKOUT/FLASH_DQS
- >>eMMC_DATA_STROBE/FLASH_CLE
- >>eMMC_RSTn/FSPI_D2/FLASH_WPn

eMMC_DATA_STROBE/FLASH_CLE R4000 0R/5% 5% eMMC_DATA_STROBE

eMMC_RSTn/FSPI_D2/FLASH_WPn R4002 0R/5% 5% eMMC_RSTn


VCCIO_FLASH



		PINE64	
Project:	PineNote Mainboard Schematic-20210726		
File:	40.Flash-eMMC Flash		
Date:	Monday, July 26, 2021	Rev:	V1.1
Designed by:	Daniel.J	Reviewed by:	Default
		Sheet:	40 of 99

Dual Cod/Warm light control, Front Light IC at FPC cable.

SCH Note:
 $I_{out} = 0.2V / R_{fb} = 0.2 / 20 = 10mA$





		PINE64	
Project:	PineNote Mainboard Schematic-20210726		
File:	50.Front Light		
Date:	Monday, July 26, 2021	Rev:	V1.1
Designed by:	ZHM	Sheet:	50 of 99

- EBC_SDD00
- EBC_SDD01
- EBC_SDD02
- EBC_SDD03
- EBC_SDD04
- EBC_SDD05
- EBC_SDD06
- EBC_SDD07


- EBC_SDD08
- EBC_SDD09
- EBC_SDD10
- EBC_SDD11
- EBC_SDD12
- EBC_SDD13
- EBC_SDD14
- EBC_SDD15


- EBC_MODE
- EBC_CKV
- EBC_SFV
- EBC_XCL
- EBC_XSTL
- EBC_XLE
- EBC_XOE

- BORDER



		PINE64	
Project:	PineNote Mainboard Schematic-20210726		
File:	51.ED103_EPД		
Date:	Monday, July 26, 2021	Rev:	V1.1
Designed by:	ZHM	Sheet:	51 of 99







 PINE64			
Project:	PineNote Mainboard Schematic-20210726		
File:	52.EMR		
Date:	Monday, July 26, 2021	Rev:	V1.1
Designed by:	Daniel.J	Reviewed by:	Default
	Sheet:	52 of 99	





TP_PWR_EN_H
 TP_INT_L
 TP_RST_L
 I2C5_SCL_TP_SEN
 I2C5_SDA_TP_SEN

COF

TP IO 电源域3.3V



TP的休眠功耗如果小的话，可以直接用VCC_3V3_PMU供电的。通常在100uA左右则需要外挂LDO



		PINE64	
Project:	PineNote Mainboard Schematic-20210726		
File:	53.TP		
Date:	Monday, July 26, 2021	Rev:	V1.1
Designed by:	Daniel.J	Reviewed by:	Default
		Sheet:	1 of 38

SDIO WIFI/BT Module-1T1R

Note:VBAT peak-current is at least 400mA.

RF Microstrip
Z0= 50 ohm

Option1

26MHz: +-10ppm

Option2










up to 700mA

Option3


Option4

Option5


- >>SDMMC1_D0
- >>SDMMC1_D1
- >>SDMMC1_D2
- >>SDMMC1_D3
- >>SDMMC1_CMD
- >>SDMMC1_CLK
- >>WIFI_REG_ON_H
- >>WIFI_WAKE_HOST_H
- >>WIFI_PWR
- >>UART1_RX_M0
- >>UART1_TX_M0
- >>UART1_RTSn_M0
- >>UART1_CTSn_M0
- >>BT_REG_ON_H
- >>BT_WAKE_HOST_H
- >>HOST_WAKE_BT_H
- >>I2S2_SCLK_TX_M0
- >>I2S2_LRCK_TX_M0
- >>I2S2_SDO_M0
- >>I2S2_SDI_M0
- >>PMIC_32KOUT_WIFI
- >>CLK32K_OUT1_WIFI




PINE64		PINE64	
Project:	PineNote Mainboard Schematic-20210726		
File:	61.WIFI/BT-SDIO_1T1R		
Date:	Monday, July 26, 2021	Rev:	V1.1
Designed by:	Linus.Lin	Reviewed by:	Sheet 1 of 38




SPK



SPK







Loopback for Stereo Speaker



		PINE64	
Project:	PineNote Mainboard Schematic-20210726		
File:	70.Audio-SPK		
Date:	Monday, July 26, 2021	Rev:	V1.1
Designed by:	Daniel.J	Reviewed by:	Default
Sheet:	70 of 99		


<<PMIC_SLEEP_PMIC
 >>I2C5_SCL_TP_SEN
 <<I2C5_SDA_TP_SEN
 <<GSSENSOR_INT_L
 <<HALL_INT_L




		PINE64	
Project:	PineNote Mainboard Schematic-20210726		
File:	90.Sensor/HALL		
Date:	Monday, July 26, 2021	Rev:	V1.1
Designed by:	Daniel.J	Reviewed by:	Default
		Sheet:	90 of 99



UART2_RX_M0_DEBUG
UART2_TX_M0_DEBUG

Debug UART2





 PINE64		PINE64	
Project:	PineNote Mainboard Schematic-20210726		
File:	91.Debug UART		
Date:	Monday, July 26, 2021	Rev:	V1.1
Designed by:	Daniel.J	Reviewed by:	Default
	Sheet:	91 of 99	

ADC KEY



Update




PWR KEY / LED



PINE64		PINE64	
Project:	PineNote Mainboard Schematic-20210726		
File:	92.KEY Array+BLE+MIC		
Date:	Monday, July 26, 2021	Rev:	V1.1
Designed by:	Daniel.J	Reviewed by:	Default
		Sheet:	92 of 90


Page of Accessories

PCB Mark Point



Heatsink

When use socket,
NO Heatsink holes is reserved.

 PINE64		PINE64	
Project:	PineNote Mainboard Schematic-20210726		
File:	99.Mark/Hole/Heatsink		
Date:	Monday, July 26, 2021	Rev:	V1.1
Designed by:	Daniel.J	Reviewed by:	Default
		Sheet:	99 of 99